1. Field of the Invention
The present invention relates to an electronic device package and a method of manufacturing the package, and more particularly, to an electronic device package and a method of manufacturing the package suitable for a bumpless electronic device package with enhanced electrical performance and heat-dissipation efficiency.
2. Description of Related Art
A prior electronic device packaging process is described as follows. At the beginning, as shown in
It can be easily understood that the dice 13 need to be fully accommodated and fixed in the through-holes of the aforesaid substrate 11. Consequently, the size of each of the through-holes must be accurate and be slightly larger than that of the die. When a plurality of dice with different sizes is packaged on a single substrate, it will be necessary to have the through-holes with various widths and lengths each of which corresponding to the size of dice respectively. As such, the packaging process will become much complicated.
Besides, due to the size of the aforesaid through-hole are just slightly larger than that of the die 13 accommodated therein. The die 13 may get stuck obliquely somewhere within the through-hole so that the die 13 fails to be mounted on the fixing tape 12 disposed at the bottom of the through-hole as desired. The deviation of the position of the die will cause the subsequent process being unable to execute, such as formation of metal contacts. Thus, the yield of the electronic device packages is adversely affected. Furthermore, since the dice 13 are fully enclosed with the glue 14 in the through-holes, the heat generated during operation of the dice 13 cannot be efficiently dissipated to the external environment. Thus, the package tends to be overheated, shorten the lifetime of the dice 13.
Although the electrical performance of the electronic device package can be satisfactory, the yield of the electronic device package formed by the prior process is low. Therefore, a dire need exists for the industry to provide an improved method of electronic device packages capable of solving the disadvantages of the aforesaid prior electronic device packaging process, simplifying the process of electronic device packages and increasing the yield of such packages.
A manufacturing method of an electronic device package according to the present invention comprises: providing a substrate having a plurality of first vias and a plurality of electronic devices each of which having a plurality of I/O units; forming a gluing layer on a first surface of the substrate; fixing the electronic devices on the gluing layer, wherein the I/O units of the electronic devices are aligned with the first vias respectively; forming a plurality of fixing layers in the gaps between the electronic devices; trenching a plurality of first openings aligned with the first vias in the fixing layer respectively; forming a plurality of first metallic conductive units in the first vias, the first openings and part of a second surface of the substrate, wherein the first metallic conductive units are connected to the I/O units respectively; and forming a passivation layer over the second surface of the substrate, wherein the second surface is remote from the electronic devices.
A manufacturing method of an electronic device package according to the present invention comprises: providing a substrate having a first surface on which a gluing layer is formed and a plurality of electronic devices each of which having a plurality of I/O units; fixing the electronic devices on the gluing layer; forming a plurality of fixing layers in the gaps between the electronic devices; trenching a plurality of first vias in the substrate and a plurality of first openings in the gluing layer, wherein the first openings are aligned with the I/O units while the first vias are aligned with the first openings; forming a plurality of first metallic conductive units in the first vias, the first openings and part of a second surface of the substrate, wherein the first metallic conductive units are connected to the I/O units respectively; and forming a passivation layer over the second surface of the substrate, wherein the second surface is remote from the electronic devices.
An electronic device package associated with a plurality of electronic devices each of which having a plurality of I/O units according to the present invention comprises: a substrate having a plurality of first vias; a gluing layer having a plurality of first openings, wherein the electronic devices are fixed to a first surface of the substrate with the gluing layer, the first vias correspond to the first openings corresponding to the I/O units respectively; a plurality of fixing layers being disposed on the first surface of the substrate and in the gaps between the electronic devices; a plurality of metallic conductive units mounted in the first vias, the first openings and part of a second surface of the substrate, respectively, wherein the first metallic conductive units are connected to the I/O units respectively; a passivation layer covering part of a surface of the first metallic conductive units; and a plurality of conducting members formed on part of the surface of the first metallic conductive units which is not covered with the passivation layer.
Accordingly, the electronic device package and the manufacturing method of the package provided by the present invention can solve the disadvantages of the prior electronic device packaging process, simplify the process of electronic device packages and increase the yield of such packages.
The substrate of the present invention is not specifically defined, preferably glass fiber, polyimide, copper, aluminum or a non-conductive plastic material. The electronic devices of the present invention is not specifically defined, preferably a dice. The method for forming the first vias of the substrate of the present invention is not specifically defined, preferably by laser drilling or mechanical drilling. The method for forming the first openings of the present invention is not specifically defined, preferably by mechanical drilling or laser drilling.
The form of the gluing layer of the present invention is not specifically defined, preferably a liquid-state glue or a thin-film glue.
The method for forming the gluing layer of the present invention is not specifically defined, preferably by a sol-gel method, a bonding method, a printing method or a pressing method. The method for forming the fixing layers in the gaps between the electronic devices of the present invention is not specifically defined, preferably by a spin coating method, a sol-gel method or a screen printing method. The first metallic conductive units of the present invention can be made from any kind of conducting material, preferably copper or gold. The method for forming the passivation layer of the present invention is not specifically defined, preferably by a sol-gel method, a spin coating method or a screen printing method. The method for forming second vias of the present invention in the substrate is not specifically defined, preferably by laser drilling or mechanical drilling. The method for forming second openings of the present invention in the gluing layer is not specifically defined, preferably by mechanical drilling or laser drilling. The method for forming through-holes of the present invention in the fixing layers is not specifically defined, preferably by mechanical drilling or laser drilling. The second metallic conductive units of the present invention can be made from any kind of conducting material, preferably copper or gold.
Other objects, advantages, and novel features of the invention will become more apparent from the following detailed description when taken in conjunction with the accompanying drawings.
a is a schematic view of a substrate used in a prior electronic device packaging process.
b is a schematic view of an electronic device package formed by a prior electronic device packaging process.
A manufacturing method for packaging electronic devices according to the first preferred embodiment of the present invention is now described step by step with reference to the flowchart (
Referring to
Referring to
Referring to
Referring to
A manufacturing method for packaging electronic devices according to the third embodiment of the present invention is described below.
Referring to
It is noted that some preceding steps of the manufacturing method for packaging electronic devices according to the third embodiment of the present invention are substantially similar to those of the first or the second embodiment of the present invention, except that a plurality of through-holes 353 is trenched in the fixing protective layers 25 (34), the gluing layer 23 (32) and the substrate 21 (31) in the step of either forming the openings 221 in the gluing layer 23 by of mechanical drilling or laser drilling (as illustrated in
Referring to
It is noted that a manufacturing method for packaging electronic devices according to the third embodiment of the present invention can be illustrated by referring to the electronic device package formed by employing a manufacturing method for packaging electronic devices according to the first embodiment of the preset invention, though the related descriptions and the reference numbers as illustrated from
Although the present invention has been explained in relation to its preferred embodiments, it is to be understood that many other possible modifications and variations can be made without departing from the spirit and scope of the invention as hereinafter claimed.
Number | Date | Country | Kind |
---|---|---|---|
94100850 A | Jan 2005 | TW | national |
This application is a divisional of and claims the benefit of the earlier filing date of U.S. patent application Ser. No. 11/269,613 filed on Nov. 9, 2005 now U.S. Pat. No. 7,632,707, and parent claims priority under 35 U.S.C. 119 of Application No. 094100850, filed in Taiwan on Jan. 12, 2005.
Number | Name | Date | Kind |
---|---|---|---|
4786357 | Campanelli et al. | Nov 1988 | A |
4875968 | O'Neill et al. | Oct 1989 | A |
4961821 | Drake et al. | Oct 1990 | A |
5068006 | Fisher | Nov 1991 | A |
5229785 | Leban | Jul 1993 | A |
5308442 | Taub et al. | May 1994 | A |
5387314 | Baughman et al. | Feb 1995 | A |
5408739 | Altavela et al. | Apr 1995 | A |
5557844 | Bhatt et al. | Sep 1996 | A |
5581861 | Lee et al. | Dec 1996 | A |
5677575 | Maeta et al. | Oct 1997 | A |
5789278 | Akram et al. | Aug 1998 | A |
5828394 | Khuri-Yakub et al. | Oct 1998 | A |
5870289 | Tokuda et al. | Feb 1999 | A |
5890745 | Kovacs | Apr 1999 | A |
5909010 | Inoue | Jun 1999 | A |
6013948 | Akram et al. | Jan 2000 | A |
6039439 | Komplin et al. | Mar 2000 | A |
6126140 | Johnson et al. | Oct 2000 | A |
6127198 | Coleman et al. | Oct 2000 | A |
6235212 | Silverbrook | May 2001 | B1 |
6235554 | Akram et al. | May 2001 | B1 |
6242321 | Acosta et al. | Jun 2001 | B1 |
6265765 | DiStefano et al. | Jul 2001 | B1 |
6297553 | Horiuchi et al. | Oct 2001 | B1 |
6365974 | Abbott et al. | Apr 2002 | B1 |
6409311 | Gooray et al. | Jun 2002 | B1 |
6449831 | Komplin et al. | Sep 2002 | B1 |
6482574 | Ramaswami et al. | Nov 2002 | B1 |
6482730 | Masumoto et al. | Nov 2002 | B1 |
6521485 | Su et al. | Feb 2003 | B2 |
6521530 | Peters et al. | Feb 2003 | B2 |
6540337 | Pollard | Apr 2003 | B1 |
6555906 | Towle et al. | Apr 2003 | B2 |
6586822 | Vu et al. | Jul 2003 | B1 |
6586836 | Ma et al. | Jul 2003 | B1 |
6608371 | Kurashima et al. | Aug 2003 | B2 |
6612535 | Tai et al. | Sep 2003 | B1 |
6626520 | Hawkins et al. | Sep 2003 | B1 |
6628178 | Uchikoba | Sep 2003 | B2 |
6664485 | Bhatt et al. | Dec 2003 | B2 |
6781484 | Matsuta | Aug 2004 | B2 |
6784765 | Yamada et al. | Aug 2004 | B2 |
6796019 | Komplin et al. | Sep 2004 | B2 |
6820328 | Barcley | Nov 2004 | B2 |
6833613 | Akram et al. | Dec 2004 | B1 |
6863382 | Anagnostopoulos et al. | Mar 2005 | B2 |
6873529 | Ikuta et al. | Mar 2005 | B2 |
6874867 | DeBar et al. | Apr 2005 | B2 |
6905914 | Huemoeller et al. | Jun 2005 | B1 |
6915566 | Abbott et al. | Jul 2005 | B2 |
6938310 | Hawkins et al. | Sep 2005 | B2 |
6966110 | DeBar et al. | Nov 2005 | B2 |
6966112 | Kawamura | Nov 2005 | B2 |
7001798 | Yamaguchi | Feb 2006 | B2 |
7011392 | Chen et al. | Mar 2006 | B2 |
7018015 | Truninger et al. | Mar 2006 | B2 |
7041534 | Chao et al. | May 2006 | B2 |
7267431 | Anderson et al. | Sep 2007 | B2 |
7279402 | Yamada | Oct 2007 | B2 |
7350406 | Yabe et al. | Apr 2008 | B2 |
7420272 | Huemoeller et al. | Sep 2008 | B1 |
7438030 | Okojie | Oct 2008 | B1 |
7575953 | Tan et al. | Aug 2009 | B2 |
20020017710 | Kurashima et al. | Feb 2002 | A1 |
20020145647 | Kataoka et al. | Oct 2002 | A1 |
20030017647 | Kwon et al. | Jan 2003 | A1 |
20040004281 | Bai et al. | Jan 2004 | A1 |
20040212389 | Hamren et al. | Oct 2004 | A1 |
20040223309 | Haemer et al. | Nov 2004 | A1 |
20050087859 | Chao et al. | Apr 2005 | A1 |
20050185382 | Ooi et al. | Aug 2005 | A1 |
20050241754 | Iri et al. | Nov 2005 | A1 |
20050287708 | Kim et al. | Dec 2005 | A1 |
20060019484 | Chen et al. | Jan 2006 | A1 |
20060151847 | Kwon et al. | Jul 2006 | A1 |
Number | Date | Country | |
---|---|---|---|
20100112757 A1 | May 2010 | US |
Number | Date | Country | |
---|---|---|---|
Parent | 11269613 | Nov 2005 | US |
Child | 12611356 | US |