Image sensor with tolerance optimizing interconnects

Information

  • Patent Grant
  • 11179029
  • Patent Number
    11,179,029
  • Date Filed
    Monday, January 20, 2020
    4 years ago
  • Date Issued
    Tuesday, November 23, 2021
    2 years ago
Abstract
Embodiments of a hybrid imaging sensor that optimizes a pixel array area on a substrate using a stacking scheme for placement of related circuitry with minimal vertical interconnects between stacked substrates and associated features are disclosed. Embodiments of maximized pixel array size/die size (area optimization) are disclosed, and an optimized imaging sensor providing improved image quality, improved functionality, and improved form factors for specific applications common to the industry of digital imaging are also disclosed. Embodiments of the above may include systems, methods and processes for staggering ADC or column circuit bumps in a column or sub-column hybrid image sensor using vertical interconnects are also disclosed.
Description
STATEMENT REGARDING FEDERALLY SPONSORED RESEARCH OR DEVELOPMENT

Not Applicable.


BACKGROUND

The disclosure relates generally to electromagnetic sensing and sensors and also relates to low energy electromagnetic input conditions as well as low energy electromagnetic throughput conditions. The disclosure relates more particularly, but not necessarily entirely, to optimizing the tolerances desired for using a stacking scheme for a hybrid image sensor with minimal vertical interconnects between substrates and associated systems, methods and features.


There has been a popularization of the number of electronic devices that utilize and include the use of imaging/camera technology in general. For example, smartphones, tablet computers, and other handheld computing devices all include and utilize imaging/camera technology. The use of imaging/camera technology is not limited to the consumer electronics industry. Various other fields of use also utilize imaging/camera technology, including various industrial applications, medical applications, home and business security/surveillance applications, and many more. In fact, imaging/camera technology is utilized in nearly all industries.


Due to such popularization, the demand for smaller and smaller high definition imaging sensors has increased dramatically in the marketplace. High resolution and high definition means that more data and must be moved in a relatively smaller space. The device, system and methods of the disclosure may be utilized in any imaging application where size and form factor are considerations. Several different types of imaging sensors may be utilized by the disclosure, such as a charged-couple device (CCD), or a complementary metal-oxide semiconductor (CMOS), or any other image sensor currently known or that may become known in the future.


CMOS image sensors typically mount the entire pixel array and related circuitry, such as analog-digital converters and/or amplifiers, on a single chip. The size limitations of a CMOS image sensor often require that increasing more data is being moved within increasingly smaller confines. The contact pads between circuits can be manufactured smaller and smaller between the sensor and other important functions, such as signal processing, due to the number of considerations that must be accounted for in the design and manufacture of a CMOS image sensor. Thus, for example, increasing the pixel array area may come with a trade-off in other areas, such as A/D conversion or other signal processing functions, because of the decreased area in which the related circuitry may occupy.


The disclosure optimizes and maximizes the pixel array without sacrificing quality of the signal processing by optimizing and maximizing the pixel array on a first substrate and stacking related circuitry on subsequent substrates. The disclosure utilizes advancements in back-side illumination and other areas to take advantage of optimizing the area of the pixel array on a substrate. The stacking scheme and structure allow highly functional, large-scale circuits to be utilized while maintaining a small chip size.


The features and advantages of the disclosure will be set forth in the description which follows, and in part will be apparent from the description, or may be learned by the practice of the disclosure without undue experimentation. The features and advantages of the disclosure may be realized and obtained by means of the instruments and combinations particularly pointed out in the appended claims.





BRIEF DESCRIPTION OF THE DRAWINGS

The features and advantages of the disclosure will become apparent from a consideration of the subsequent detailed description presented in connection with the accompanying drawings in which:



FIG. 1a is a schematic view of an embodiment of an imaging sensor constructed on a single substrate;



FIG. 1b is a schematic view of an embodiment of an imaging sensor, demonstrating the remote placement of processing circuits relative to a pixel array in accordance with the teachings and principles of the disclosure;



FIG. 2 illustrates a schematic view of an embodiment of an imaging sensor built on a plurality of substrates in accordance with the teachings and principles of the disclosure;



FIG. 3a illustrates a perspective view of an embodiment of an imaging sensor made on a monolithic and illustrating a plurality of columns comprising pixels and supporting circuitry, where the supporting circuitry is one pixel in width;



FIG. 3b illustrates a top view of an embodiment of an imaging sensor made on a monolithic and illustrating a plurality of columns comprising pixels and supporting circuitry, where the supporting circuitry is one pixel in width;



FIG. 3c illustrates a perspective view of a single column comprising pixels and supporting circuitry taken from FIG. 3a;



FIG. 3d illustrates a top view of a single column comprising pixels and supporting circuitry taken from FIG. 3b;



FIG. 3e illustrates a perspective view of an embodiment of an imaging sensor made on a monolithic and illustrating a plurality of columns comprising pixels and supporting circuitry, where the supporting circuitry is two pixels in width;



FIG. 3f illustrates a top view of an embodiment of an imaging sensor made on a monolithic and illustrating a plurality of columns comprising pixels and supporting circuitry, where the supporting circuitry is two pixels in width;



FIG. 3g illustrates a perspective view of an embodiment of an imaging sensor built on a plurality of substrates with a pixel array on the first substrate and supporting circuitry located on a second or subsequent substrate with interconnects and vias being shown connecting the plurality of substrates in accordance with the teachings and principles of the disclosure;



FIG. 3h illustrates a front view of the embodiment of an imaging sensor built on a plurality of substrates of FIG. 3g;



FIG. 3i illustrates a perspective view of an embodiment of an imaging sensor built on a plurality of substrates wherein a plurality of pixel columns forming the pixel array are located on the first substrate and a plurality of circuit columns are located on a second substrate and showing an electrical connection and communication between one column of pixels to its associated or corresponding column of circuitry;



FIG. 3j illustrates a perspective view of a single column of pixels and a single column of circuitry taken from FIG. 3i showing an electrical connection therebetween;



FIG. 3k illustrates a front view of the single column of pixels and the single column of circuitry taken from FIGS. 3i and 3j showing an electrical connection therebetween;



FIG. 3l illustrates a side view of the single column of pixels and the single column of circuitry taken from FIGS. 3i and 3j showing an electrical connection therebetween;



FIG. 3m illustrates a perspective view of an embodiment of an imaging sensor built on a plurality of substrates wherein a plurality of pixel columns forming the pixel array are located on the first substrate and a plurality of circuit columns are located on a second substrate and showing a plurality of electrical connections and communication between the plurality of pixel columns and associated or corresponding columns of circuitry;



FIG. 3n illustrates a perspective view of an embodiment of an imaging sensor built on a plurality of substrates wherein a plurality of pixel columns forming the pixel array are located on the first substrate and a plurality of circuit columns are located on a second substrate, wherein the circuit columns are two pixels in width and half of the length of the pixel column, and showing a plurality of electrical connections and communication between the plurality of pixel columns and associated or corresponding columns of circuitry;



FIG. 3o illustrates a perspective view of a single column of pixels and a single column of circuitry taken from the right most column of FIG. 3n showing an electrical connection therebetween;



FIG. 3p illustrates a front view of the single column of pixels and the single column of circuitry taken from FIGS. 3n and 3o showing an electrical connection therebetween;



FIG. 3q illustrates a side view of the single column of pixels and the single column of circuitry taken from FIGS. 3n and 3o showing an electrical connection therebetween;



FIG. 3r illustrates a perspective view of a single column of pixels and a single column of circuitry taken from the left most column of FIG. 3n showing an electrical connection therebetween;



FIG. 3s illustrates a front view of the single column of pixels and the single column of circuitry taken from FIGS. 3n and 3r showing an electrical connection therebetween;



FIG. 3t illustrates a side view of the single column of pixels and the single column of circuitry taken from FIGS. 3n and 3r showing an electrical connection therebetween;



FIG. 3u illustrates a perspective view of an embodiment of an imaging sensor built on a plurality of substrates wherein a plurality of pixel columns forming the pixel array are located on the first substrate and a plurality of circuit columns are located on a second substrate, wherein the circuit columns are four pixels in width, and showing a plurality of electrical connections and communication between the plurality of pixel columns and associated or corresponding columns of circuitry;



FIG. 3v illustrates a perspective view of a single column of pixels and a single column of circuitry taken from the right most column of FIG. 3u showing an electrical connection therebetween;



FIG. 3w illustrates a front view of the single column of pixels and the single column of circuitry taken from FIGS. 3u and 3v showing an electrical connection therebetween;



FIG. 3x illustrates a side view of the single column of pixels and the single column of circuitry taken from FIGS. 3u and 3v showing an electrical connection therebetween;



FIG. 3y illustrates a perspective view of a single column of pixels and a single column of circuitry taken from the column to the left of adjacent to the right most column of FIG. 3u showing an electrical connection therebetween;



FIG. 3z illustrates a front view of the single column of pixels and the single column of circuitry taken from FIGS. 3u and 3y showing an electrical connection therebetween;



FIG. 3
aa illustrates a side view of the single column of pixels and the single column of circuitry taken from FIGS. 3u and 3y showing an electrical connection therebetween;



FIG. 4 illustrates an embodiment of an imaging sensor built on a plurality of substrates and also illustrating an embodiment of the specific placement of support circuits in accordance with the teachings and principles of the disclosure;



FIG. 5 illustrates an embodiment of an imaging sensor built on a plurality of substrates and also illustrating an embodiment of the specific placement of support circuits wherein some of the circuits are relatively remotely placed in accordance with the teachings and principles of the disclosure;



FIG. 6 illustrates an embodiment of a first substrate having various percentages of coverage by differing pixel arrays in accordance with the teachings and principles of the disclosure;



FIG. 7 illustrates an embodiment having a plurality of pixel arrays in accordance with the teachings and principles of the disclosure;



FIG. 8 illustrates an embodiment of an image sensor with an optimized pixel array and related or supporting circuitry being stacked and illustrating a light source in accordance with the teachings and principles of the disclosure;



FIG. 9 illustrates a backside illuminated embodiment of an image sensor with an optimized pixel array and related or supporting circuitry being stacked in accordance with the teachings and principles of the disclosure;



FIG. 10 illustrates an embodiment of an image sensor wherein the pixel array is more remotely located from all said supporting circuits in accordance with the teachings and principles of the disclosure;



FIG. 11 illustrates an embodiment of an image sensor having stacked substrates of differing size in accordance with the teachings and principles of the disclosure;



FIG. 12 illustrates an embodiment of pixel architecture, where each pixel column does not share a read bus with another pixel column;



FIG. 13 illustrates an embodiment of pixel architecture, where there is a horizontal 2-way share of pixel columns with respect to a read bus, such that there is one read bus per two pixel columns;



FIG. 14 illustrates an embodiment of an imaging sensor built on a plurality of substrates having a front illuminated pixel array in accordance with the teachings and principles of the disclosure;



FIG. 15 illustrates an embodiment of an imaging sensor having pixel array divided into read areas containing a plurality of pixels;



FIG. 16 illustrates an embodiment of an imaging sensor having a plurality of substrates and the connection of a plurality of buses for accessing data from a pixel array divided into read areas containing a plurality of pixels;



FIG. 17a illustrates an embodiment of a pixel array wherein interconnects are spaced relative to pixels within the pixel array in accordance with the teachings and principles of the disclosure;



FIG. 17b illustrates an embodiment of a pixel array wherein interconnects are spaced relative to columns within the pixel array in accordance with the teachings and principles of the disclosure;



FIG. 17c illustrates an embodiment of a pixel array wherein a interconnects are spaced relative to areas within the pixel array in accordance with the teachings and principles of the disclosure;



FIGS. 18a-18f illustrate embodiments of a pixel array, wherein interconnects may be spaced relative to defined pixel areas within the pixel array in accordance with the teachings and principles of the disclosure;



FIG. 19 illustrates a method of spacing interconnects/bumps in accordance with the principles and teachings of the disclosure;



FIG. 20 illustrates an embodiment wherein pixel area dedicated support circuits may be used such that each pixel area may have at least a support circuit dedicated to processing only the data produced by pixels within the pixel area to which it is dedicated;



FIG. 21 illustrates an embodiment of a schematically large image sensor showing the scalability of the principles and teaching of the disclosure; and



FIG. 22 illustrates an embodiment of a schematically large image sensor showing the scalability of the principles and teaching of the disclosure.





DETAILED DESCRIPTION

For the purposes of promoting an understanding of the principles in accordance with the disclosure, reference will now be made to the embodiments illustrated in the drawings and specific language will be used to describe the same. It will nevertheless be understood that no limitation of the scope of the disclosure is thereby intended. Any alterations and further modifications of the inventive features illustrated herein, and any additional applications of the principles of the disclosure as illustrated herein, which would normally occur to one skilled in the relevant art and having possession of this disclosure, are to be considered within the scope of the disclosure claimed.


Before the devices, systems, methods and processes for staggering ADC or column circuit bumps in a column or sub-column hybrid image sensor using vertical interconnects are disclosed and described, it is to be understood that this disclosure is not limited to the particular structures, configurations, process steps, and materials disclosed herein as such structures, configurations, process steps, and materials may vary somewhat. It is also to be understood that the terminology employed herein is used for the purpose of describing particular embodiments only and is not intended to be limiting since the scope of the disclosure will be limited only by the appended claims and equivalents thereof.


It must be noted that, as used in this specification and the appended claims, the singular forms custom charactera,@ custom characteran,@ and custom characterthe@ include plural referents unless the context clearly dictates otherwise.


In describing and claiming the subject matter of the disclosure, the following terminology will be used in accordance with the definitions set out below.


As used herein, the terms custom charactercomprising,@ custom characterincluding,@ custom charactercontaining,@ custom charactercharacterized by,@ and grammatical equivalents thereof are inclusive or open-ended terms that do not exclude additional, unrecited elements or method steps.


As used herein, the phrase custom characterconsisting of@ and grammatical equivalents thereof exclude any element or step not specified in the claim.


As used herein, the phrase custom characterconsisting essentially of@ and grammatical equivalents thereof limit the scope of a claim to the specified materials or steps and those that do not materially affect the basic and novel characteristic or characteristics of the claimed disclosure.


As used herein, the term custom characterproximal@ shall refer broadly to the concept of a portion nearest an origin.


As used herein, the term custom characterdistal@ shall generally refer to the opposite of proximal, and thus to the concept of a portion farther from an origin, or a furthest portion, depending upon the context.


Digital imaging, whether still or movie, has many constraints placed upon it with regard to the devices used to record the image data. As discussed herein, an imaging sensor may include a pixel array and supporting circuits that are disposed on at least one substrate. Devices usually have practical and optimal constraints on the form factor of the imaging sensor depending upon the application. With most applications, especially for commercial use, size is usually a constraint. Even in outer space applications where size would seemingly be the least constrained, size is still an issue because the imaging device needs to be orbitally launched and overcome the force of gravity. Additionally, and especially in consumer electronics, any bulk added by the imaging device/camera takes away from possible other functional hardware or battery capacity/life. Thus, size is nearly always a constraint that must be addressed in any application using an imaging sensor.


In many cases, the form factor of an imaging device is constrained. There may be unlimited area or real estate laterally/horizontally, relative to the pixel array, or there may be an abundance of space directly behind a pixel array vertically. Often it is not the pixel array that is the only consideration for fitment, but it is the supporting circuitry that needs to be accommodated. The supporting circuits may be, but are not necessarily limited to, analog to digital converters, power circuits, power harvesters, amplifier circuits, dedicated signal processors and filters, serializers for data transmission, etc. In addition to circuits, physical property elements may be required, such as light filters and lenses. All of the above must be considered when deciding on and designing the form factor of an imaging device and traditionally the industry has chosen lateral or horizontal placement of supporting circuits when designing the image sensors of the day. Yet, there are many applications that would benefit from a more vertical rather than lateral or horizontal form factor.


An example of an application that would benefit from an imaging device having a relatively vertical (relative to the pixel array) form factor would be in the fields of use requiring the use of a scope. For example, industrial scopes and medical endoscopes would benefit from an image sensor that could be housed within a lumen of the device. In such a scope application, an image sensor that could be disposed in the lumen of the scope may be advantageous. The inside diameter (if round) of the lumen would then define maximum diameter (round) of the image sensor. With a popular lumen size range of 3 mm to 15 mm, it will be appreciated that the image sensor will be greatly limited in form factor considerations in the lateral direction due to the inside diameter constraints. Accordingly, a more vertical configuration may be advantageous.


Although size is an issue as stated above, pixel count numbers continue to climb industry wide no matter the specific application, and often eclipse the mediums that are used to actually view the images after they have been recorded, such as a computer monitor or television. However, it should be understood that all pixels are not created equal. In the example above, a scope configuration may be used in a limited light application. As such, a scope based image sensor that functions well in low light situations may be advantageous. Large pixels have the ability to collect more light than small pixels simply because of their different sizes. However, the trend in the marketplace has been to increase the number of pixels in a given form factor. Logically more pixels in a given area generally mean smaller pixel size. Smaller pixels have the shortfalls of not working well in lower light and creating noise because of the electronic crowding. Additionally, more pixels equates to more boundary space relative to light gathering space. Larger pixels tend to produce better images and higher image quality because they simply have a larger ratio of light sensing portion to border portion. Both of those issues lend to the poor image quality of today small image sensors.


As pixel counts continue to grow in a given space pixel pitch decreases thereby requiring greater precision for interconnect electrical contact. Accordingly, the cost of image sensor production can increase as the need for greater precision in data handling is required for the increased pixel pitch. Current technologies may be used to achieve image sensors with increased capabilities but at increased cost as yields fall during manufacture.


The techniques and structures disclosed herein with respect to a ratio of the pixel pitch to bump pitch will allow for the following:

    • Improved manufacturing reliability due to increased ability to provided alternate interconnects, i.e., interconnect redundancy;
    • Maximize bump pitch size in a cost effective manner per application or field of use;
    • Allows for more economical CMOS process due to the ability to use larger pixel pitch;
    • Allows for more efficient bump technology access, i.e., read data from multiple buses or directly off of a pixel array;
    • Allows for redundancy in CMOS process to improve yield;
    • Use of localized ADC in a pre-determined or defined pixel area; and
    • Allows for multiple pixel array geometries, plurality of buses, and column bump configurations to be utilized.


The above-identified issues describe the current state of the art relative to a few needs within the industry. What is needed is an image sensor having adequate resolution by way of pixel count, a vertical architecture and form factor, and as large as possible pixel size, all while constrained in a limited space. The disclosure contemplates and will discuss embodiments and methods of design that address these and potentially other issues by optimizing the size of the pixel array on a substrate/chip and remotely locating supporting circuits in a generally vertical configuration on one or more supporting substrates/chips.


High performance image sensors that use on-chip analog to digital convertors (ADC), on-chip digital and analog algorithms, on-chip complex timings, and on-chip complex analog functions provide high quality images because of the following reasons (the list below is not a complete list, but is given merely for exemplary purposes):


No pick-up noise due to long off-chip analog data lines (if no on-chip ADC, then analog signals need to be sent off-chip);


Lower temporal noise because digital conversion is carried out early in the data path (no extra amplifier, buffer that will add extra noise);


Local timing optimization using complex on-chip timing generator. Because of pad count limitation, only simple timing can be performed using external system;


Lower noise generated by I/O. On-chip systems allow for reduced pad count; and Faster operation can be achieved (more serial on-chip operation, reduced stray capacitances and resistances).


However the elaborated functions and processes used to provide such high quality images occupy a very large area around the pixel array and significantly lower the ratio of the pixel array size to die size. It is common to have a ratio of pixel array size to die size below 25% in an imaging system that uses on-chip processes and circuitry, including ADCs and the other elaborated functions noted above. Thus, there is a trade-off between ratio of pixel array size to die size and on-chip functions.


Therefore, most of the applications of the technology that need to use an optimized ratio of pixel array size to die size use customized image sensors without digital conversion (analog out) or with reduced analog/digital functionality and lower grade analog to digital conversion. Even in that case, the ratios of pixel array size to die size that are greater than 50% are difficult to achieve.


The disclosure demonstrates and contemplates a system and method of increasing the ratio of pixel array size to die size without sacrificing image quality. The disclosure contemplates imaging applications using a given die size and where maximized pixel array size is required or imaging applications using a given pixel array size, but where smaller die size is required.


One of the key issues of the three dimensional stacking technology is the bump pitch. Current technologies achieve a bump pitch of around 50 μm to 100 μm. In the next three to ten years, it is expected that developing technologies will permit the bump pitch to be decreased in size in a range that is equal or nearly the same size as pixel pitch.


Moreover stacked substrates/chips yield depends directly upon the bump pitch. The most frequent failure in stacked substrates/chips is an electrical short between two interconnects or bumps. As bump pitch decreases in size and becomes smaller, the planarization specification of the wafers has to be tighter. In order to absorb the wafer planarization errors, the interconnects or bumps are made or grown taller. However, excess metal in taller interconnects/bumps tends to move to the side(s) during the wafer bonding process, which may short neighboring or adjacent bumps. Higher yield and lower costs due to a relaxed wafer alignment process can be achieved by relaxing the interconnect or bump pitch.


The disclosure proposes a device, system, method of relaxing the bump pitch while working on a tighter pixel pitch.


The disclosure also contemplates an image sensor that might otherwise be manufactured with its pixel array and supporting circuitry on a single, monolithic substrate/chip and separating the pixel array from all or a majority of the supporting circuitry. The disclosure may use at least two substrates/chips, which will be stacked together using three-dimensional stacking technology. The first of the two substrates/chips may be processed using an image CMOS process. The first substrate/chip may be comprised either of a pixel array exclusively or a pixel array surrounded by limited circuitry. The second or subsequent substrate/chip may be processed using any process, and does not have to be from an image CMOS process. The second substrate/chip may be, but is not limited to, a highly dense digital process in order to integrate a variety and number of functions in a very limited space or area on the substrate/chip, or a mixed-mode or analog process in order to integrate for example precise analog functions, or a RF process in order to implement wireless capability, or MEMS (Micro-Electro-Mechanical Systems) in order to integrate MEMS devices. The image CMOS substrate/chip may be stacked with the second or subsequent substrate/chip using any three-dimensional technique. The second substrate/chip may support most, or a majority, of the circuitry that would have otherwise been implemented in the first image CMOS chip (if implemented on a monolithic substrate/chip) as peripheral circuits and therefore have increased the overall system area while keeping the pixel array size constant and optimized to the fullest extent possible. The electrical connection between the two substrates/chips may be done through interconnects, which may be wirebonds, μbump and/or TSV (Through Silicon Via).


Referring now to FIGS. 1a and 1b, FIG. 1a an example of an imaging sensor of monolithic design wherein a single substrate is used as the basis of chip construction. As can be seen in FIG. 1a, a substrate 100a may comprise a pixel array 150a that is configured to receive electromagnetic energy, convert it to data, and then pass that data on to supporting circuits 110a, 120a, 130a for processing that will ultimately result in a digital image or video. The supporting circuits may include signal processing circuits such analog to digital converters 110a, amplifier circuits 130a, filter circuits, power supplying and harvesting circuits 120a, and serial processors to name only a few. Some of the supporting circuits may be located nearer to the pixel array than other circuits and connected to each pixel of the pixel array via buses. For example, amplification circuits and digital conversion circuits may be preferred to be located closer to the pixel array because that architecture may increase the clarity of the data stream and introduce minimal noise to the system. As can be seen in FIG. 1a, image sensor 100a is a schematic illustration of what is typically available in the marketplace with regard to image sensors. FIG. 1a illustrates a generally lateral placement of the supporting circuits relative to the pixel array 150a, which dominates the marketplace today because of cost and manufacture limitations. Lateral placement of the supporting circuits on the same substrate as, and with respect to, the pixel array 150a simplifies the architecture and reduces the cost of production. However, the use of a single substrate has some drawbacks and limitations, such as form factor issues, because not all applications lend themselves to a lateral or horizontal circuit placement as discussed above. As is illustrated in FIG. 1b, when the support circuits, such as 110a, 120a, 130a, are removed from the first substrate 160 there remains considerable room for a larger pixel array 150a to be located on the first substrate 160, which means more or larger pixels can be used. Given the same physical limitations in an electronic device using an imaging sensor, using the techniques and combination of features disclosed herein allows either increased pixel resolution or increased pixel size to be used. In such cases, the image sensor substrates can be reduced in size and used in more devices where size is of primary concern and yet a high quality image is desired. Specifically, the figure (1b) illustrates the design concept of remotely locating support circuits 110b, 120b and 130b relative to the pixel array.


Referring primarily to FIG. 2, the use of supporting substrates to carry supporting circuits will be discussed. In an embodiment of an exemplary image sensor 200, a pixel array 205, which may comprise a plurality of pixels that are formed into a plurality of pixel columns, are positioned on a surface of a first substrate 210. Each of the plurality of pixel columns located on the first substrate 210 may be electrically connected to a read bus 240. Signal processing and image enhancement may be performed by supporting circuits located on a second substrate 220. The circuits may include signal processing circuits, such as analog to digital converters 228, amplifier circuits 226, filter circuits 224, power supplying and harvesting circuits 222, which may be formed into a plurality of circuit columns that correspond with the plurality of pixel columns on the first substrate 210. Each circuit column may be comprised of a plurality of supporting circuits that is in electronic communication with a read bus 230 or plurality of read buses corresponding to each circuit column. In other words, the signal processing circuits may be located on a second substrate or supporting substrate 220. Each of the plurality of circuit columns on the second substrate 220 may then be electronically connected to a corresponding pixel column located on the first substrate 210 through an interconnect, such as a solder bump, solder ball or via, which may be located anywhere along the physical path where the read buses 230, 240 are superimposed or overlap. It is also within the scope of this disclosure to contemplate the use of a plurality of secondary substrates, each substrate housing any needed circuits for an image sensor and in any order or combination of supporting circuits depending upon the desired function of the image sensor.


As illustrated in FIGS. 3a through 3f, an image sensor 300a may generally comprise a pixel array 350a and supporting circuitry 370a, which may comprise an analog to digital converter 317a, an amplifier 315a, a filter 314a and a clock 316a all of which may be disposed on a monolithic substrate 310a. In FIGS. 3a and 3b, a monolithic image sensor is illustrated in a perspective view and a top view, respectively. The pixel array 350a may be comprised of a plurality of pixel columns, wherein each of the plurality of pixel columns 352a comprises a plurality of individual pixels. The supporting circuitry 370a may comprise a plurality of circuit columns 356a, wherein each of the circuit columns 356a comprises circuitry to support a corresponding pixel column 352a. As illustrated in the figures, the monolithic circuit columns 356a are each one pixel in width and are locally located relative to a pixel column to which they correspond. The figures illustrate a pixel array of unshared pixels with one read bus per pixel column electrically connected to the corresponding column circuitry on one side of the image sensor only. It will be appreciated that the corresponding circuitry is one pixel wide in the embodiment, however, other configurations of support circuitry as discussed below are contemplated within the scope of this disclosure and may be used to increase the image sensor design options.


Referring now to FIGS. 3c and 3d, a single pixel column 352a comprising a plurality of pixels and a single circuit column 356a are illustrated in a perspective view and a top view, respectively. It will be appreciated that the single pixel column 352a and the corresponding circuit column 356a illustrated in the figures are taken from the image sensor 300a illustrated in FIGS. 3a and 3b and simply denote a single pixel column 352a electrically connected to a single circuit column 356a.



FIGS. 3e and 3f illustrate a perspective view and a top view of an embodiment of an imaging sensor 300a made on a monolithic substrate and illustrating a plurality of columns comprising pixels and supporting circuitry. In contrast to FIGS. 3a and 3b, FIGS. 3e and 3f illustrate the supporting circuitry as being two pixels in width. In the figures it can be seen that alternating pixel columns 352a read to corresponding circuitry located at opposing ends of the pixel columns 352a. Such a configuration offers variations in aspect ratios of corresponding circuit column 356a areas. Because the buses 330a read to alternating ends of the pixel array 350a, the circuit column 356a can be two pixels wide. Contrasting the sensors illustrated in FIGS. 3b and 3f, the pixel column 352a illustrated in FIG. 3b has an aspect ratio of six pixels (units) long by one pixel wide (6/1) and the circuit column 356a has a similar aspect ratio. Conversely, the image sensor illustrated in FIG. 3f has a pixel column 352a that has an aspect ratio of six pixels (units) long by one pixel wide (6/1) and the circuit column 356a has an aspect ratio of two pixels wide and three pixels long (2/3).


In contrast, the same functionality of an imaging sensor 300a built on a monolithic substrate (shown in FIGS. 3a-3f) can be provided and supplied in an imaging sensor 300 that has a much smaller dimension (in at least the lateral direction and having a much smaller area and form factor) than a monolithic substrate or chip. Referring now to FIGS. 3g through 3aa, an imaging sensor 300 will be discussed that may comprise a pixel array 350 that may be disposed on a first substrate 310, while all of the supporting circuits 370 may be remotely located (with respect to the pixel array 350 and first substrate 310) to one or more supporting substrates, such as a second substrate 311 and a third substrate 312.


It should be noted that the image sensor may be built and manufactured on a plurality of substrates. Each of the plurality of substrates may be located with respect to each other in a stacked configuration or formation, where all of the supporting substrates are stacked or aligned behind the first substrate 310, which comprises the pixel array 350, and relative to an object to be imaged. Each of the substrates in the stack may be electrically connected through interconnects 321, such as solder bumps or solder balls, vias or other forms of electrical communication. It will be appreciated that the interconnects 321 may include any known means or method for conducting electrical signals to various circuits on the same or different substrates without departing from the scope of the disclosure.


In FIGS. 3g, 3i, 3m, 3n, and 3u, each of the plurality of substrates comprising the pixel array 350 and the various supporting circuits 370 of the image sensor 300 may be of similar size in the stack, such that the plurality of substrates may be substantially aligned within the stack. In an embodiment, the first substrate 310 and the plurality of subsequent supporting substrates 311 may be stacked in substantial alignment so that a plurality of communication columns are formed in a multi-layer stack of substantially the same length and width.


It should be noted that in other embodiments, where the form factor will allow it, different sized substrates having different lengths and widths may be used and may be preferred in the stack. Considerations such as heat dissipation and noise, along with many more considerations, may be accounted for when designing a stacked configuration. For example, in an embodiment, a high heat circuit, such as an amplifying circuit, may be placed on a protruding portion of one of the supporting substrates within a stack (illustrated best in FIG. 11).


It should be noted that a pixel array 350 may be formed in a plurality of rows of pixels and a plurality of columns of pixels. Each pixel column 352 may comprise a plurality of pixels in a linear form factor, which is one pixel wide and custom characterN@ pixels long. It should be further noted that each pixel column 352 will have an area value that is generally as wide as the pixel pitch and as long as is predetermined by sensor design.


Conversely, a circuit column 356, as referred to herein, is an allocated space on a substrate, other than a first substrate 310 comprising the pixel array 350, which comprises at least one support circuit 370 that is dedicated and electrically connected to, or in electrical communication with, a corresponding pixel column 352. It will be appreciated that the space occupied by the pixel column 352 may be the same as, or substantially the same as, the space occupied by the circuit column 356 that corresponds with that pixel column 352. Thus, the second or supporting substrate 311 may comprise a plurality of circuit columns 356, wherein each circuit column 356 comprises substantially the same or similar real estate area on the second substrate 311 as a corresponding pixel column 352 has area on the first substrate 310.


Additionally, each pixel column 352 is or may be in electronic communication with a read bus 330 on the first substrate 310, while the circuit column 356 is or may be in electronic communication with a read bus 340 on the second substrate 311. The two aforementioned buses 330, 340 may be electrically connected by at least one interconnect 321 that is located anywhere along the path created by, or within, the superimposition of or between the two buses 330, 340 as illustrated in FIGS. 3g through 3aa. In an embodiment, a plurality of interconnects 321 may be used to connect a single pixel column 352 to a single corresponding circuit column 356. In such an embodiment, the redundancy in the number of interconnects 321 used may provide for increased production yield or increased functionality.


As referred to herein, aspect ratio will be used to refer to the general shape of an area on a substrate. For example, an area defined as being 4 pixel units wide and 5 pixel units long will have an aspect ratio of 4/5 or 5/4. The term aspect ratio may be used generically to denote a situation where the shape of an area is considered important. For example, the concept of aspect ratio may be used to denote differences in the aspect ratios of two corresponding areas that are located on differing substrates. It should be noted that the aspect ratios of the pixel columns 352 and the circuit columns 356 illustrated in FIGS. 3g-3aa may be the same or may be different, the area of the footprint of the pixel column 352 and its corresponding circuit column 356 may be substantially the same or equal. Several examples of different aspect ratios are illustrated in FIGS. 3g through 3aa, but it should be noted that the principles of this disclosure may be applied to any number of aspect ratio configurations. However, as illustrated in the figures, the area of the circuit column 356 footprint or real estate is substantially the same as or equal to the area of the footprint or real estate of the pixel column 352. As manufacturing techniques improve or design parameters change more or less area may be needed for the supporting circuits 370 of the circuit column 356.


Referring specifically to FIGS. 3g and 3h, the supporting circuitry 370, which may include an amplifier, a filter, a clock or other circuitry needed to support an image sensor, may all be disposed on one or more supporting substrates, such as a second substrate 311. However, it will be appreciated that such circuits may be dispersed on one or more substrates, such as the second substrate 311, or a third substrate. Additionally, an analog to digital converter may be remotely located on one of the supporting substrates. It will be appreciated that the order and location of the supporting circuits 370 may be changed and may be located on any of the supporting substrates as desired.


As can be seen in the figures, each pixel column 352 may be associated and electrically connected to one read bus 330 on the first substrate 310, while each of the circuit columns 356 may be associated and electrically connected to one read bus 340 on the supporting substrate 311 by one or more interconnects 321, which may include both ubumps 321a and vias 321b (illustrated best in FIG. 3h). At least one interconnect 321 may be used to connect a pixel column bus 330 on the first substrate 310 to a circuit column bus 340 on the supporting substrate 311 as illustrated. The dashed arrows in FIGS. 3i, 3j, 3l, 3o, 3q, 3r, 3t, 3v, 3x, 3y and 3aa illustrate that the interconnects 321 may be located anywhere along the superimposition path of the two read buses 330 and 340 per corresponding pixel column 352 and circuit column 356.


Referring now to FIGS. 3i through 3m, there is illustrated various views of an embodiment of an imaging sensor 300 built on a plurality of substrates. FIGS. 3i and 3m illustrate a plurality of pixel columns 352 forming the pixel array 350 on the first substrate 310 and a plurality of circuit columns 356 (that represent the supporting circuitry 370) on the second substrate 311. As illustrated, the circuit columns 356 may be one pixel in width and custom characterN@ number of pixels long to correspond directly with the pixel column 352 to which the circuit column 356 is associated. The figures show an example of a connection between each pixel column 352 to its associated circuitry 370 in a circuit column 356. The figures also show one read bus 330 per pixel column 352 and one read bus 340 per circuit column 356, where the associated circuitry 370 in a circuit column 356 is one pixel column wide.


As noted herein above, each pixel column 352 may be electrically associated or connected to one pixel column bus 330, and each circuit column 356 may be electrically associated or connected to one circuit column bus 340. FIGS. 3j through 31 illustrate a perspective view, a front view and a side view, respectively, of a single pixel column 352 and a single circuit column 356 separated from the plurality of pixel columns 352 and plurality of circuit columns 356 illustrated in FIG. 3i. FIGS. 3j through 31 further illustrate the electrical connection between the buses 330 and 340 of the pixel column 352 and the circuit column 356 using one or more interconnects 321. While the buses 330 and 340 may be electrically connected using one or more interconnects 321, the figures illustrate that the interconnect 321 may be located anywhere along the superimposed path of the buses 330 and 340 without departing from the spirit or scope of the disclosure.


Referring now to FIG. 3n through 3t, there is illustrated various views of an embodiment of an imaging sensor 300 built on a plurality of substrates, wherein a plurality of pixel columns 352 forming the pixel array 350 are located on the first substrate 310 and a plurality of circuit columns 356 are located on a second substrate 311. In this embodiment, the circuit columns 356 may be two pixels or two pixel columns in width. In this example, the connection between each pixel column 352 to its associated circuitry 370 in a corresponding circuit column 356 may be one read bus 330, 340 per pixel column 352 and circuit column 356. As can be seen in the figure, the area consumed by the pixel column 352 on the first substrate 310 corresponds to an area consumed by a corresponding circuit column 356. Such correspondence allows for direct overlay of the substrates, for example 310 and 311, such that support circuits 370 in a circuit column 356 are directly stacked with the pixel column 352 they support.


It should also be noted that in such a configuration, the aspect ratio of the pixel column 352 will be substantially equal to the aspect ratio of the circuit column 356, however such aspect ratio equality is not required as discussed further below. As can be seen in FIG. 3m the pixel column is one pixel column wide and six pixels long, so the aspect ratio is 1/6. The circuit column also has the same aspect ratio of 1/6. In contrast, FIG. 3n illustrates a design wherein the circuit column aspect ratio is twice as wide as the pixel column aspect ratio, but is only half as long, thereby providing a possibly more usable footprint in which to place supporting circuits. In both FIGS. 3m and 3n, the area of the footprint of both the pixel column 352 and the circuit column 356 is substantially equal to each other even though the aspect ratios are different.



FIG. 3n also illustrates how differing aspect ratios between the substrates can allow for flexibility in bus contact points. In the embodiment, the column circuit bus 340 has been designed with a general custom characteru@ shape that so as to occupy the area of the circuit column 356 more evenly, thereby providing options for connecting the interconnect 321 throughout the entire circuit column 356. Note that the pixel column bus 330 is not generally u-shaped, but the circuit column bus 340 may be generally u-shaped, so that the same column circuit 356 may be used with the two different pixel column configurations of FIGS. 3o and 3r. The first leg of the u-shaped circuit column bus 340 may be superimposed to the read bus 330 of the first pixel column 352 (as illustrated in FIG. 3o) and the second leg of the u-shaped circuit column bus 340 may be superimposed to the read bus 330 of the next, adjacent pixel column 352 (as illustrated in FIG. 3r). FIG. 3o and FIG. 3r illustrate pixel columns 352 taken from the pixel array 350 of FIG. 3n. FIG. 3o and FIG. 3r illustrate three options for interconnect 321 positioning within the circuit column 356 footprint. In should be noted, as illustrated in FIG. 3q, that because the aspect ratio of the circuit column 356 is illustrated as being twice as wide, but one half the length of the corresponding pixel column 352, the interconnect 321 location options are only available for a portion of the pixel column 352 length. FIG. 3p illustrates that for a complex bus shape there may be two interconnect location path options along a bus 340 in a circuit column 356 having twice the width of the pixel column 352 it supports. FIG. 3p illustrates a front view of the superimposition of the first leg of the u-shaped circuit column bus 340 to the read bus 330 of the first pixel column 352 and uses the outer most portion of the bus 340 for locating the interconnect 321 as opposed to the innermost portion of the bus 340 as illustrated in FIGS. 3r and 3s for locating the interconnect 321 to the next, adjacent pixel column 352. FIG. 3r illustrates the next pixel column 352 located to the left of and relative to the first pixel column illustrated in FIGS. 3n (right most pixel column) and 3o. The bus 330 of the second pixel column 352 illustrated in FIG. 3r may be electrically connected to the second leg of the bus 340 as illustrated. It should be noted that because the footprint of the circuit column 356 has an aspect ratio of 2/3, the superimposition of the pixel column bus 330 to the circuit column bus 340 requires the second leg of the circuit column bus 340 to be generally u-shaped to thereby allow a natural match or superimposition of the buses 330 and 340 with respect to the next pixel column 352 illustrated in FIGS. 3r and 3s.



FIG. 3u illustrates a perspective view of an embodiment of an imaging sensor 300 built on a plurality of substrates wherein a plurality of pixel columns 352 forming the pixel array 350 are located on the first substrate 310 and a plurality of circuit columns 356 are located on a second substrate 311, wherein the circuit columns 356 are four pixels in width, but are also one fourth the length. The figure also illustrates a plurality of electrical connections and communication paths between the plurality of pixel columns 352 and associated or corresponding columns 356 of circuitry.



FIG. 3v illustrates a perspective view of a single column of pixels 352 and a single column of circuitry 356 taken from the right most column of FIG. 3u showing an electrical connection therebetween and an illustrative bus configuration to accommodate the architecture. As can be seen in the figure, an embodiment may comprise a pixel column 352 (and associated bus 330) that has a minimal portion of overlay with a corresponding circuit column 356 (and associated bus 340). In other words, very little bus superimposition is required between substrates. However, as illustrated in FIG. 3u, there may be superimposition on the substrate level.



FIG. 3w illustrates a front view of the single column of pixels 352 and the single column of circuitry 356 taken from FIG. 3v showing an electrical connection therebetween. As can be seen in the figure, only a small lateral portion of bus superimposition is needed to connect the pixel column 352 to the circuit column 356.



FIG. 3x illustrates a side view of the single column of pixels 352 and the single column of circuitry 356 taken from FIG. 3v showing an electrical connection therebetween. As can be seen in the figure, one or more interconnects 321 can be used in some embodiments and the figure also illustrates that the placement of the interconnects 321 may be anywhere along the superimposition of the buses 330 and 340.



FIG. 3y illustrates a perspective view of a single column of pixels 352 and a single column of circuitry 356 taken from the column to the left of, and adjacent to, the right most column 356 of FIG. 3u showing an electrical connection therebetween. FIG. 3z illustrates a front view of the single column of pixels 352 and the single column of circuitry 356 taken from FIG. 3y showing an electrical connection therebetween. FIG. 3v and FIG. 3y illustrate pixel columns 352 taken from the pixel array 350 of FIG. 3u. FIG. 3v and FIG. 3y illustrate two options for interconnect 321 positioning within the circuit column 356 footprint. It should be noted, as illustrated in FIG. 3aa, that because the aspect ratio of the circuit column is wider, but shorter than that of the corresponding pixel column 352, the interconnect location options are only available for a portion of the pixel column 352 length. FIG. 3z illustrates that for a complex bus shape there may be four interconnect location path options along a bus 340 in a circuit column 356 having four times the width and one fourth the length of the pixel column 352 it supports. Thus, it can be seen that while the aspect ratio of the circuit column 356 is different than the aspect ratio of the pixel column 352, the areas of the respective footprints are substantially the same or equal. As manufacturing techniques improve or design parameters change more or less area may be needed for the supporting circuits of the circuit column 356.



FIGS. 3v and 3w illustrate the superimposition of the first pixel column read bus 330 with the first leg of the circuit column read bus 340. FIG. 3y illustrates the next, adjacent pixel column relative to the pixel column illustrated in FIG. 3v. It should be noted that because the footprint of the circuit column 356 has an aspect ratio of 4/2, the superimposition of the pixel column bus 330 to the circuit column bus 340 requires the second leg of the circuit column bus 340 to be shaped accordingly to thereby allow a natural match or superimposition of the buses 330 and 340 with respect to the next pixel column 352 illustrated in FIGS. 3y and 3z FIG. 3aa illustrates a side view of the single column of pixels and the single column of circuitry taken from FIG. 3y showing an electrical connection therebetween.


It will be appreciated that each of the pixel columns may be shared or unshared with respect to a read bus, depending upon the conditions present that may affect pixel design and architecture. Illustrated in FIGS. 12 and 13 are two examples of pixel architecture. FIG. 12 illustrates a pixel architecture where each pixel column does not share a read bus with another pixel column. This example, when there is only one read bus per pixel column, illustrates an unshared pixel architecture. Conversely, illustrated in FIG. 13 is a horizontal 2-way pixel share. In FIG. 13, there is only one read bus per two pixel columns. Note that the number of read buses per pixel column may be an important consideration in embodiments where the pixel array 350 is optimized on a first substrate and separated from the majority of the supporting circuitry located on a second or supporting substrate in a three dimensional stacking embodiment as discussed herein.


It should be noted that it is within the scope of the disclosure to allow for a plurality of pixel columns to correspond to a set of support circuits in a circuit column. For example, because the processing power of some support circuits may be greater than what is required by the data generated by a pixel column, a plurality of pixel columns may correspond to a circuit column. The converse is also contemplated herein, wherein certain embodiments a plurality of circuit columns may correspond to a single pixel column in a pixel array.


In an embodiment of the specific process and implementation described above, the connection may be done though an interconnect, such as a ubump, located between the two substrates/chips. Both metal layers of the two substrates/chips may face each other, therefore back side illumination may be needed on the CMOS image sensor chip comprising the pixel array (front-side of the first chip may be bonded to front-side of the second chip). In an embodiment, there may be only one interconnect used per column 352, 356 between the first substrate/chip and the second substrate/chip. In an embodiment, two or more interconnects may be used per column 352, 356 and may be used for redundancy purposes (process yield). Compared to conventional technology (monolithic CMOS image sensor as shown in FIGS. 3a through 3f), the read bus may be broken at the edge of the pixel array and may be replicated in the second substrate/chip. A bump may then connect the two buses anywhere within the column. It will be appreciated that more interconnects, such as ubumps, may be needed for power distribution between the two or more substrates/chips or for other signals (e.g., vertical decoder).


Referring now to FIG. 4, an embodiment of an image sensor with its pixel array and supporting circuitry built on a plurality of substrates is illustrated using backside illumination.


As can be seen in the figure, a pixel array 450 may be disposed on a first substrate 452. The first substrate 452 may be made of silicon or of another material in order to control light transmission characteristics. Solder balls, bumps or vias 421 may be used to electrically connect one substrate to another. An embodiment of a stacked image sensor may comprise a pixel array 450 on a first substrate 452. The pixel array 450 may cover at least forty percent of a first surface 451 of the first substrate 452. In a backside illuminated configuration, a pixel array 950 may be disposed on the backside of said first substrate 952 as illustrated best in FIG. 9. Further, in a back side illumination configuration the substrate 452 may be thinned for controlling light transmission therethough. In an embodiment utilizing backside illumination, the first substrate may be made of primarily silicon material, or the first substrate may be made of primarily of custom characterHigh-Z@ semiconductor material (Cadmium Telluride e.g.), or the first substrate may be made primarily of III-V semiconductor materials (Gallium Arsenide e.g.).


In an embodiment, a pixel array 450 may cover a majority of the first surface 451 of a first substrate 452. In such an embodiment the pixel array 450 may be situated or located on any portion of said first surface 451. The remaining space on the first surface 451 may be used for secondary circuit placement if desired. Situations may arise where a secondary circuit may be sized such that central placement of the pixel array is not practical.


Referring now to FIG. 5, an embodiment will be discussed wherein at least some of the supporting circuitry and components are remotely located from other supporting circuitry and components in order to work for a predetermined purpose. For some applications, it may be desirous for certain secondary processors to be more remotely located from the pixel array. For example, in a medical scope such as an endoscope there may not be enough room around the pixel array to contain all of the needed support circuitry. In such cases, the pixel array containing substrate 510 may be remotely located a distance away from other supporting substrates within the image sensor 500.


In an embodiment, the pixel array containing substrate 510 may be adjacent to or near a support substrate 520 that is located remotely with respect to the pixel array containing substrate. The support substrate 520 may comprise an amplifier circuit thereon, while other supporting circuits may be more remotely located on another substrate 530 a distance that is farther away from the pixel array substrate 510 than the distance support substrate 520 is located away from the pixel array substrate 510. In an embodiment the more remotely located substrate 530 may be connected to the other substrates in the image sensor 500 by wire vias 522 or may communicate wirelessly with the other substrates and circuits. Adjacent substrates may be connected to each other by way of bumps or solder balls 521. As pixel arrays and other circuits become more efficient over time, it is within the scope of this disclosure to provide an image sensor wherein the pixel array containing substrate is more remote from all other support circuits. Such a circuit is pictured in FIG. 10, wherein a pixel array containing substrate 1010 is more remotely located by way of vias 1022 from support substrates 1020, 1030, 1040 each comprising support circuits such as signal processing circuits and power circuits.


In an embodiment, the pixel array of an image sensor may dominate a large percentage of the available surface area of a first substrate 570. As can be seen in FIG. 6, various sized pixel arrays 572, 574, 576 (shown in dashed lines) are contemplated by the disclosure and fall within the scope of the design disclosed. Pixel array 576 schematically represents a configuration wherein the pixel array 576 covers a large percentage of a first substrate 570, but yet may not cover a majority of the substrate 570. Pixel array 576 may cover such a large percentage of the available area, even though not a majority of the area, such that at least some of the supporting circuitry may not be located on the first substrate 570.


Pixel array 574 schematically illustrates a separate configuration from pixel array 576 and 572, wherein the pixel array 574 covers approximately half of a first substrate 570. Pixel array 572 schematically illustrates a separate configuration from pixel array 576 and 574, wherein the pixel array covers a clear majority of the first substrate 570. It should be apparent from the discussion above that the optimization process may allow for finding a pixel array size that provides the best possible image and image quality while working within constraints dictated by an application, function or purpose. Accordingly, even in an application having an imaging sensor with a fixed first substrate size, the percentage of the surface area occupied by the pixel array located on the first substrate may differ and cover many different percentages of the total surface area available on the first substrate.


Thus, it will be appreciated that the surface area that the pixel array may occupy may fall within a range that is about 25% to about 99% of the total surface area of one of the surfaces of the first substrate, or may be within a range of about 40% to about 99% of the total surface area of one of the surfaces of the first substrate, or may be within a range of about 50% to about 99% of the total surface area of one of the surfaces of the first substrate, or may be within a range of about 60% to about 99% of the total surface area of one of the surfaces of the first substrate, or may be within a range of about 70% to about 99% of the total surface area of one of the surfaces of the first substrate, or may be within a range of about 80% to about 99% of the total surface area of one of the surfaces of the first substrate, or may be within a range of about 90% to about 99% of the total surface area of one of the surfaces of the first substrate. It will be appreciated that all percentages that fall within the stated ranges are intended to fall within the scope of the disclosure. It will further be appreciated that all sub-ranges falling within the range of about 25% to about 99% of the total surface area of one of the surfaces of the first substrate are intended to fall within the scope of the disclosure.


Because of the nature of a backside illuminated pixel array, the substrate surfaces discussed above may be extraneous to an image sensor comprising a backside illuminated pixel array. Thus, in backside illuminated applications, the substrate surface may be eliminated or formed integrally with the pixel array.


Pixel array coverage or surface area may be within a range of about 40% to about 70% of the total surface area of the substrate upon which the pixel array resides, and in such cases it may be possible to place some support circuitry thereon without diminishing from the design of the image sensor. In an embodiment, a light emitting circuit may occupy some space on the first substrate to provide light during use. For many applications, where dimensions are extremely tight and are the most tightly constrained, an optimized imaging sensor may cover 90% or more, up to substantially all of a surface area of a first substrate. It should be noted that it is within the scope of this disclosure to contemplate a pixel array having an integrated substrate therein rather than being added to a substrate.


Illustrated in FIG. 7 is an embodiment of an imaging sensor having a plurality of pixel arrays. As can be seen in the figure, an image sensor 700 may comprise a first image sensor 710 and a second image sensor 711, which are in electrical communication with a substrate 715 or a plurality of substrates that may be stacked vertically or otherwise with respect to an object to be imaged. In an embodiment, supporting circuits may be remotely located on subsequent or supporting substrates as discussed above. Such a configuration may be desirable for three dimensional image capture, wherein the two pixel arrays may be off set during use. In another embodiment, a first pixel array and a second pixel array may be dedicated to receiving a predetermined range of wave lengths of electromagnetic radiation, wherein the first pixel array is dedicated to a different range of wave length electromagnetic radiation than the second pixel array.


Illustrated in FIGS. 14 and 15 is an embodiment for retrieving data from a pixel array 1510 that has been optimized on a first substrate 1552 (see FIG. 15) with supporting circuitry 1520 for an image sensor 1500 located on one or more second, or supporting, substrates 1554 (see FIG. 14), which may be configured in a stacked configuration (FIGS. 14 and 15 combined). As can be seen in the figures, a pixel array 1510 may be located on the first substrate 1552 and may be electrically connected to support circuits 1520 that may reside on one or more subsequent or supporting substrates 1554 (FIG. 14) with one or more interconnects 1521. In the embodiment illustrated in FIGS. 14 and 15, the pixel array 1510 may be comprised of a plurality of pixel columns 1550a-f. Each of the pixel columns 1550a-f may be comprised of a plurality of individual pixels and the pixel columns 1550a-f may be read through corresponding pixel column buses 1551. It will be appreciated that there may be one read bus 1551 per pixel column 1550 within the entire pixel array 1510. It should be noted that the plurality of individual pixels 1526 may be formed in columns (y axis) and rows (x-axis) that denote or define the position of the individual pixel 1526 within the pixel array 1510.


As illustrated in the figures, each of the plurality of pixel column read buses 1551 may provide an electrical connection for a predetermined or defined pixel column 1550, such as 1550a, 1550b, 1550c, 1550d, 1550e, and 1550f in FIG. 15. In such an embodiment, data collected from the pixels 1526 within the predetermined or defined pixel column, for example 1550a, may be transmitted to support circuits 1520 located on one or more second, subsequent or supporting substrates 1554 via the circuit column read bus 1516 (see FIG. 14) and/or through one or more interconnects 1521. Circuits 1520 may be located on either side of the support substrate 1554 and electrical contact may be facilitated through vias disposed in the substrate material and running through the substrate. The subsequent substrate 1554 may comprise a plurality of circuit columns, each circuit column comprising a plurality of circuits 1520 and a bus 1516 for electrically connecting the various circuits 1520 within the circuit column within the image sensor 1500. It should be noted that the spacing between interconnects 1521, which may be used to connect the pixel column buses 1551 to the circuit column buses 1516, has been increased in the figure by staggering the interconnects 1521 relative to the pixel columns 1550a-f. The dashed lines illustrated on substrate 1554 illustrate an area on the substrate that corresponds to the area consumed by the pixel column 1550 on the first substrate 1552.


In an embodiment, it may be desirable to design an image sensor 1500 where support circuits 1520 for any given pixel column 1550 are placed within a corresponding area located on a second substrate. It should be noted that in an embodiment, one or more dedicated support circuits 1520 may be used per pixel column or area 1550, such that each pixel area 1550a-1550f has at least one support circuit 1520 dedicated to processing only the data produced by the pixels 1526 within that predetermined or defined pixel column represented by pixel columns 1550a-1550f to which the support circuit is dedicated. For example, each pixel column area 1550a-1550f may have a dedicated analog-to-digital conversion circuit dedicated to converting the analog data read from the associated pixels 1526 from within the associated pixel column 1550. This close and direct association of dedicated circuits can be used to simplify the digital signal processing within the image sensor 1500 thereby greatly simplifying the timing and serializing processes within the image sensor 1500. Such a feature can also be used to control heat production and energy consumption within the image sensor 1500.


Referring primarily to FIG. 16, a multi-substrate image sensor 1600 having a read bus configuration therein is illustrated. As can be seen in the figure, a substrate 1652 may contain a pixel array 1610 and may be electrically connected to support substrates 1654 and 1656 through a plurality of pixel column read buses. Image sensor architecture can be greatly simplified by locating the support circuits on one or more subsequent substrates 1654 and 1656. The subsequent substrates 1654 and 1656 may be in close proximity to, but behind, the first substrate 1652. Support circuits 1622 and 1663 may be placed on the subsequent substrates 1654 and 1656 in order to allow for the stacking of the substrates in a vertical configuration as illustrated.


Through substrate vias may be used to enable front to back communication through any of the substrates. The second substrate 1654 in the stack may comprise secondary circuits that are dedicated to pixel columns 1650 located on the first substrate 1652 and electrically connected therewith. The third substrate 1654 may comprise additional data processing circuits 1663 that may be dedicated to support circuits 1622 on the second substrate, and may be purposed to process data from a plurality of support circuits from the second substrate. It should be noted that circuits 1663 on the third substrate 1656 may be dedicated to a specific pixel column 1650 on the first substrate 1652, or may be dedicated to process data from a plurality of pixel columns 1650. In other words, circuits 1663 located on the third substrate 1656 may directly correspond to specific circuits 1622 on the second substrate 1654 or specific pixel columns 1650 on the first substrate 1652. It should be noted that each substrate may comprise at least one bus that electronically connects circuitry on all of the substrates. Accordingly, the buses 1623a-1623c of each of the substrates may be superimposed such that interconnects 1621 disposed between the substrates cause electrical connection between the buses 1623a-1623c.


As can be seen in the figure, a column of pixels 1650 located on the first substrate 1652 may be electrically connected to support circuits located on one or more supporting substrates 1654, 1656 through direct pixel column reading by placement of one or more strategically located interconnects 1621 within the pixel column 1650 or the bus system 1623a-1623c. Each of the plurality of substrates 1652, 1654, and 1656 that make up the image sensor 1600 may comprise its own bus or bus system 1623a, 1623b, and 1623c, respectively. Accordingly, it may be advantageous to connect each of the buses 1623 together to form a bus skeletal system 1630 from one layer of substrate to the next. For example, the first substrate 1652 comprising the optimized pixel array 1610 as disclosed herein may be connected to support circuits 1622, which reside on the second, subsequent substrate 1654 through the use of interconnects 1621 located within the predetermined or defined pixel column 1650 and interconnect 1621, which may be located anywhere along the path of the superimposed bus system 1623.


As illustrated, the first interconnect 1621a may be used to connect the first pixel column 1650 and pixel column bus 1623a directly to the second bus or bus system 1623b and support circuits 1622 located on the second substrate 1654, while the second interconnect 1621b may be used to connect the second bus or bus system 1623b residing on the second substrate 1654 to a third bus 1623c residing on the third substrate 1656. Additionally as illustrated in FIG. 16, the bus skeletal system 1630 may be extended beyond the first and second substrates 1652 and 1654 and may continue and electrically connect the second substrate 1654 to the third substrate 1656 and so on until all substrates have been electrically connected through the bus skeletal system 1630. The bus 1623b located on the second substrate 1654 may be connected to the third bus 1623c that may be located on the third substrate 1656 and so on until all substrates have been electrically connected together. Thus, the predetermined or defined pixel column 1650 may be in electrical communication with a support circuit 1622 that may reside remotely on the second substrate 1654 or a support circuit 1663 that may reside remotely on the third substrate 1656 through the respective buses 1623a-1623c located on the plurality of substrates.


It should be noted that because a single interconnect 1621 may be used to read a column 1650 containing a plurality of pixels, the interconnect spacing or pitch may be considerably larger than the pixel pitch of the pixel array 1610.


During use, data created by individual pixels on the pixel array must be processed by supporting circuitry, as such each pixel 1726 must be electronically connected to the supporting circuits 1770 on the second substrate 1754. Ideally each pixel could be read simultaneously thereby creating a global shutter. Referring now to FIG. 17a, it will be appreciated that the ability to read data from an imaging device as a global shutter requires that there be one interconnect 1724 per pixel 1726, which is very difficult to achieve in practice because of the bumping pitch in manufacturing tolerances. FIG. 17b illustrates a situation where the pixels 1726 have been formed in columns 1728, where the bump pitch requirements remain the same in the horizontal direction. A bump pitch of about 5 μm is required for pixels near that size, whereas utilizing three dimensional stacking technology and interconnect staggering disclosed herein may allow for a bump pitch of about 20 μm to about 200 μm in actual production. Therefore, a very high frame rate rolling type shutter that also uses the stacking technology in three dimensions may be considered a substantial improvement. In the case of a rolling shutter, only one interconnect/bump 1724 per pixel column 1728 is required instead of one interconnect/bump 1724 per pixel 1726.



FIG. 17a illustrates a bumping configuration or scheme using one bump 1724 per pixel 1726, which approximates a global shutter operation. In this configuration, the bump pitch equals or substantially equals the pixel pitch in both the X and Y axes or directions.



FIG. 17b illustrates a bumping configuration or scheme using one interconnect/bump 1724 per pixel column 1728. This configuration may be used in a rolling shutter operation. This bump pitch configuration or scheme is more relaxed as compared to the bump pitch of FIG. 17a in the vertical direction only. However, it should be noted that in this configuration the bump pitch is still required to be at least the same in one direction or dimension as the pixel pitch. FIG. 17b illustrates a plurality of columns 1728, where each column 1728 is comprised of a plurality of pixels 1726. Each column of pixels may run in the Y direction (y-axis) for a distance and may be one pixel in width as illustrated. Each column of pixels may be read through a single connection point at one end of each column 1728. Although such a configuration simplifies chip architecture, tight tolerances must still be maintained because the distance between pixels laterally (horizontally) continues to limit bump (interconnect) pitch because the interconnect must not make contact with a neighboring interconnect and must be sized accordingly.



FIG. 17c, illustrates a bumping configuration that is even further relaxed than that shown in FIG. 17a or 17b. In this figure, the bump pitch is relaxed and half of the interconnects/bumps 1724 can be processed at each side of the pixel array 1710 by adding or introducing a second set of interconnects 1724 at alternating and opposing ends of the columns 1728. As can be seen in FIG. 17c, the second set of interconnects may be used in combination with the first set of interconnects and may be employed to allow half of the data to be processed or read at each side of the pixel array 1710. Such a configuration may allow for nearly double the size of bump pitch (interconnect) as compared to the pixel pitch in at least one dimension, which would greatly decrease the cost of producing image sensors 1700. In an embodiment, more than one interconnect or bump 1724 per pixel column 1728 may be utilized, such that data may be read from either end of the pixel column 1728.



FIGS. 18a-18f illustrate embodiments and configurations of a pixel array 1810 having staggered interconnect or bump 1824 positioning on a substrate/chip. As noted above, because there is one read bus per pixel column 1828 and one read bus per circuit column, and because the read buses run from the top of the column to the bottom of the column, the interconnect/bump 1824 may be placed anywhere along the superimposed path of the buses within the column. In order to relax the bumping pitch, the bump distance may be increased from column to column by shifting the next column bump 1824 either up or down (in the Y direction) in the next column.


By way of example, it will be appreciated that pixel pitch may be about 5 μm and pixel column may be any length, for example between about 2 mm and about 15 mm long. It should be noted that bump pitch is a function of pixel pitch, such that the pixel pitch will be determinative of an ideal bump pitch. For example, assuming there is a desired bump pitch of approximately 100 μm, placing a first interconnect or bump 1824 may then be accomplished by starting at the top of the first column and shifting down the next column interconnect or bump by 100 μm. All other bumps are similarly positioned until the interconnect or bump in the 20th column of the line will be located at the bottom of the pixel column. At that point, the interconnect or bump in the 21st column may again be placed at the top of the pixel column. This same pattern may then be repeated until the end of the pixel array. Horizontally, the interconnects or bumps may be separated by 20 columns×5 μm=100 μm. In this example, all bumps will then be separated by more than 100 μm, even though the pixel pitch is about 5 μm. Redundancy can then be introduced in the pixel column for yield purposes. For example, bumps in all columns can be doubled (i.e., the two read buses are attached by 2 interconnects or bumps). This technique would significantly increase stacking yield and lower the cost of the overall process.


As can be seen in FIG. 18a, a first column 1828 of pixels 1826 may be electrically accessed via a first interconnect 1824a. In the embodiment, a second pixel column 1830 may be electrically accessed through a second interconnect 1824b, which has been positioned during manufacture in a staggered configuration relative to said first interconnect 1824a. As illustrated, the location or position of the second interconnect 1824b may be at least two pixel widths away from the position of the first interconnect 1824b (and from any other interconnect 1824) in both the X and Y dimensions or directions. A third interconnect 1824c may then be positioned in like manner in a third pixel column and so on for N-number of interconnects 1824 across the pixel array 1810. Such a configuration provides for an interconnect pitch that is at least three times that of the pixel pitch. It will be appreciated that the gain in interconnect pitch may be much greater than three times that of the pixel pitch under standard conditions. However, it will be appreciated that the gain in interconnect pitch may be at least three times the pixel pitch as noted above.


Likewise, greater interconnect gains may be made with area based spacing rather than column-by-column based connectivity (see figures and discussion relating to FIGS. 3m, 3n and 3u, which illustrate a pixel column aspect ratio of 6/1 and circuit column aspect ratio of 6/1 (for FIGS. 3m) and 3/2 (for FIG. 3n), and a pixel column aspect ratio of 8/1 and circuit column aspect ratio of 2/4 (for FIG. 3u)). This can be accomplished with the addition of more bus structures or use of direct reading to a subsequent substrate. In either configuration, the interconnect pitch may be described thusly:

Interconnect_Pitch=√{square root over ((N*PixelPitchx)2+(M*PixelPitchy)2)}

where N is the number of pixels between two adjacent interconnects in the X-direction and M is the number of pixels between two adjacent interconnects in the Y-direction. It will be appreciated that each of the plurality of interconnects may be a bump where the bump to bump distance may be greater than two pixels in width, or greater than four pixels in width, or greater than eight pixels in width.


In many applications, the N×Pixel Pitch in the X direction will be equal to M×Pixel Pitch in the Y direction. As illustrated in FIGS. 18b-18f, larger pixel arrays 1810 may be accommodated or designed by extrapolating the above described process through additional iterations. FIG. 18b illustrates a superimposed silicon substrate stack. In the figure, a first substrate 1852 consisting of a pixel array is shown overlaid on top of a support substrate 1854 that comprises support circuits. The area available for locating support circuits for a first pixel column 1881 is outlined in dashed lines and labeled for the sake of simplicity and discussion. It will be appreciated that the actual area of the circuit column is not represented by the dashed lines, but may be greater than, less than or the same as the area of the pixel column. As discussed above, the support circuit area directly correlates to the area of a pixel column to which they correspond. Each pixel column may be one pixel wide and sixty-four pixels long and may have one read bus that runs from the top to the bottom of the pixel column. In FIG. 18b the area available for support circuit placement may be equal to one pixel unit wide by sixty-four pixel units long, which is shown as the heavier vertical lines in the figure. Therefore, the interconnect 1824 between the substrates in FIG. 18b must fall somewhere within the sixty-four pixel unit area in order to read that column, since the pixel column read bus and the column circuit read bus are superimposed along the path of the sixty-four pixels, such that the interconnect 1824 may be placed anywhere along those sixty-four pixels to connect the read buses.


Moreover, because the interconnect can happen only where the pixel column read bus and the support circuit read bus superimpose, the interconnect range in order to read the corresponding pixel column is 1 pixel wide and 64 pixels long (for this example), which is the intercept between the pixel column and the support circuit to be connected.


It should be noted that the exemplary aspect ratio of the support circuit area in FIG. 18b is illustrated as 1/64. There are many options to locate or place the interconnect 1824 within that area and the ultimate location may then be chosen by the designer so as to allow the desired spacing from interconnect to interconnect. For example, as illustrated best in FIGS. 18b-18f, it will be appreciated that in an embodiment in which the interconnects or bumps 1824 are in a staggered configuration, there may be one interconnect or bump 1824 per group of pixels 1826.


Additionally, it should be noted that various read bus architectures may be utilized depending on the desired application. As discussed above, larger dedicated support circuits may be employed to process the data read through each interconnect 1824. The staggering of the position of each interconnect/bump 1824 may also provide even greater space for support circuits relative to each area or group of pixels within the pixel array 1810.


It should also be noted that many optimum staggering configurations have been found for the same base sensor with different support circuit aspect ratios as illustrated in FIGS. 18b to 18f. An optimum configuration can be found by varying the position of the interconnect within the range of the intercept between the pixel column and the support circuit and the pattern of the allocation of the support circuit to each pixel column. It should also be noted that all interconnects illustrated in FIGS. 18b to 18f are more than 7 pixels in distance away from each other.


In FIG. 18c the area available for support circuit placement may be equal to two pixel units wide by thirty-two pixel units long, which is shown as the heavier vertical lines in the figure. Therefore, the interconnect between the substrates 1852 and 1854 must fall somewhere in the sixty-four pixel unit area in order to read that column. It should be noted that the aspect ratio of the support circuit area in this example is 2/32. Each pixel column is or may be one pixel wide and sixty-four pixels long and may have one read bus that runs from the top to the bottom of the pixel column. The choice of where to place the interconnect has many options within that area and could be chosen so as to allow the desired spacing from interconnect to interconnect. Moreover, because the interconnect can be located only where the pixel column read bus and the support circuit read bus superimpose, in order to read the corresponding pixel column the interconnect range may be one pixel wide and thirty-two pixels long (for this example), which is the intercept between the pixel column and the support circuit to be connected.


In FIG. 18d the area available for support circuit placement may be equal to four pixel units wide by sixteen pixel units long, which is shown as the heavier vertical lines in the figure. Therefore, the interconnect between the substrates must fall somewhere in the sixty-four pixel unit area in order to read the corresponding pixel column. It should be noted that the aspect ratio of the support circuit area in this example is 4/16. Each pixel column is or may be one pixel wide and sixty-four pixels long and may have one read bus that runs from the top to the bottom of the pixel column. The choice of where to place the interconnect has many options within that area and could be chosen so as to allow the desired spacing from interconnect to interconnect.


Moreover, because the interconnect can be located only where the pixel column read bus and the support circuit read bus superimpose, in order to read the corresponding pixel column the interconnect range may be one pixel wide and sixteen pixels long (for this example), which is the intercept between the pixel column and the support circuit to be connected.


In FIG. 18e the area available for support circuit placement may be equal to eight pixel units wide by eight pixel units long, which is shown as the heavier vertical lines in the figure. Therefore, the interconnect 1824 between the substrates 1852 and 1854 must fall somewhere in the sixty-four pixel unit area in order to read the corresponding pixel column. It should be noted that the aspect ratio of the support circuit area in this example is 8/8. Each pixel column is or may be one pixel wide and sixty-four pixels long and may have one read bus that runs from the top to the bottom of the pixel column. The choice of where to place the interconnect has many options within that area and could be chosen so as to allow the desired spacing from interconnect to interconnect.


Moreover, because the interconnect can be located only where the pixel column read bus and the support circuit read bus superimpose, in order to read the corresponding pixel column the interconnect range may be one pixel wide and eight pixels long (for this example), which is the intercept between the pixel column and the support circuit to be connected.


In FIG. 18f the area available for support circuit placement may be equal to sixteen pixel units wide by four pixel units long, which is shown as the heavier vertical lines in the figure. Therefore, the interconnect between the substrates must fall somewhere in the sixty-four pixel unit area in order to read the corresponding pixel column. It should be noted that the aspect ratio of the support circuit area in this example is 16/4, this example shows the flexibility that these methods and apparatuses disclosed herein can provide. Each pixel column is or may be one pixel wide and sixty-four pixels long and may have one read bus that runs from the top to the bottom of the pixel column. The choice of where to place the interconnect has many options within that area and could be chosen so as to allow the desired spacing from interconnect to interconnect.


Moreover, because the interconnect can be located only where the pixel column read bus and the support circuit read bus superimpose, in order to read the corresponding pixel column the interconnect range may be one pixel wide and four pixels long (for this example), which is the intercept between the pixel column and the support circuit to be connected.


It should also be noted that the pattern of the association of the support circuit to the pixel column may be different than that of FIGS. 18b through 18f and such association may ultimately provide the optimal distance of the interconnects away from each other. For example, the interconnects may be optimally placed at least two pixel widths apart, four pixel widths apart, eight pixel widths apart, or more from each other. A designer may optimally determine the distance that the interconnects may be placed apart from one another based on two degrees of freedom: (1) the number of pixels per column, and (2) the circuit aspect ratio and location. In the examples shown in FIGS. 18b-18f, the interconnects 1824 may be located about eight pixels away from each other. However, it will be understood that other designs may be implemented without departing from the spirit or scope of the disclosure.


For example, as illustrated in FIG. 18b, each of the interconnects 1824 may be located eight pixels in length and one pixel in width away from each other. Because the circuit columns each have an aspect ratio of one pixel in width and sixty-four pixels in length, the interconnects 1824 may then be located eight pixels away from each other in adjacent columns as illustrated in FIG. 18b, until the bottom of the circuit 1800 is reached, in which case the interconnects 1824 are then moved to the top of the next column and continue for the entire width of the pixel array 1810. Conversely, in FIG. 18f, the interconnects 1824 are still located eight pixels in length and one pixel in width away from each other. However, in this example, the circuit column aspect ratio is now four pixels in length and sixteen pixels in width. Thus, for the interconnects 1824 to be at least eight pixels away from each other, one circuit column 1856b must be skipped since the aspect ratio is only four pixels in length, such that the interconnects 1824 maintain optimal spacing. Thus, for example, placing an interconnect 1824 in the upper left corner of the pixel array 1810 in FIG. 18f (on the first pixel of the first column 1828) and then moving to the next pixel column 1830 and counting down eight pixels in length, the next interconnect 1824 may then be placed in the third circuit column 1856c, skipping the second circuit column 1856b altogether. This pattern may be used throughout the pixel array. The second, skipped circuit column 1856b is then connected to the pixel array by an interconnect 1824a that is placed in the ninth pixel column and the pattern is repeated for all skipped circuit columns. Thus, as illustrated, optimal interconnect spacing may be achieved and various circuit designs may be accommodated without departing from the scope of the disclosure.


Referring back to FIG. 7, in addition to the first image sensor 710 and the second image sensor 711, which are in electrical communication with a substrate 715 or a plurality of substrates, there is illustrated an embodiment of an imaging sensor having a plurality of pixel arrays that may be configured with staggered interconnects as discussed herein above. Such a configuration may be desirable for three dimensional image capture, wherein the two pixel arrays may be off set during use. In another embodiment, a first pixel array and a second pixel array may be dedicated to receiving a predetermined range of wave lengths of electromagnetic radiation, wherein the first pixel array is dedicated to a different range of wavelength electromagnetic radiation than the second pixel array.



FIG. 19 illustrates a design and testing methodology related to optimizing a pixel array on a first substrate. A step may be to decide on the available tolerancing differences for manufactures for an imaging sensor. A design may then be processed and bump pitch may be determined for a certain criteria. A simulated test sensor may then be tested and read and redesigned if desired.



FIG. 20 illustrates an embodiment having at least one dedicated support circuit for a given pixel area. A plurality of dedicated support circuits 2060a-2060f may be used in an imaging device 2000 and may be stacked with respect to the pixel array 2010 according to the principles of the disclosure. The pixel array 2010 may comprise a plurality of pixel areas 2050. Each of the plurality of pixel areas, such as 2050a-2050f, may comprise at least one support circuit 2060 dedicated to processing only the data produced by the plurality of pixels 2026 within a given predetermined or defined pixel area 2050 to which the dedicated circuit 2060 is devoted. For example, each pixel area 2050 may have a dedicated analog to digital conversion circuit dedicated to converting the analog data read from the associated pixels 2026 from within the associated pixel area 2050. This close and direct association of dedicated circuits can be used to simplify the digital signal processing within the image sensor thereby greatly simplifying timing and serializing processes within the image sensor. Such a feature can be used to control heat production and energy consumption within the image sensor.


In FIG. 21 illustrates a schematically large image sensor showing the scalability of the principles and teaching of the disclosure. Each pixel column is or may be one pixel wide and one-hundred and twenty-eight pixels long. Note that this has been chosen as an example for representing the teaching of the disclosure, but it should be noted that any number of pixels for the column length is possible and may be used without departing from the scope of the disclosure. It should be further noted that the number of pixels for the column length may be an even or odd number and does not have to be a power of 2. As can be seen in the figure, the area available for support circuit placement may be equal to four pixel units wide by sixteen pixel units long, which is shown as the heavier vertical lines in the figure. Therefore, the interconnect between the substrates must fall somewhere in the sixty-four pixel unit area. Moreover, because the interconnect can be located only where the pixel column read bus and the support circuit read bus superimpose, in order to read the corresponding pixel column the interconnect range may be one pixel wide and sixteen pixels long (for this example), which is the intercept between the pixel column and the support circuit to be connected. It should be noted that the aspect ratio of the support circuit area in this example is 4/16. The choice of where to place the interconnect has many options within that area and could be chosen so as to allow the desired spacing from interconnect to interconnect. As the figure illustrates, by repeating the methods of this disclosure even the latest imaging sensor technology can be used with these methods. It should also be noted that there may be a plurality of interconnects (2516 and 2518) for any give pixel column so as to allow for more flexibility (pixel column parallel processing e.g.) for large array configurations.


In FIG. 22 illustrates a schematically large image sensor showing the scalability of the principles and teaching of the disclosure. Each pixel column is or may be one pixel wide and one-hundred and twenty-eight pixels long. Note that this has been chosen as an example for representing the teaching of the disclosure, but it should be noted that any number of pixels for the column length is possible and may be used without departing from the scope of the disclosure. It should be further noted that the number of pixels for the column length may be an even or odd number and does not have to be a power of 2. As can be seen in the figure, the area available for support circuit placement may be equal to two pixel units wide by thirty-two pixel units long, which is shown as the heavier vertical lines in the figure. Therefore, the interconnect between the substrates must fall somewhere in the sixty-four pixel unit area. Moreover, because the interconnect can be located only where the pixel column read bus and the support circuit read bus superimpose, in order to read the corresponding pixel column the interconnect range may be one pixel wide and sixteen pixels long (for this example), which is the intercept between the pixel column and the support circuit to be connected. It should be noted that the aspect ratio of the support circuit area is 2/32. The choice of where to place the interconnect has many options within that area and could be chosen so as to allow the desired spacing from interconnect to interconnect. As the figure illustrates, by repeating the methods of this disclosure even the latest imaging sensor technology can be used with these methods. It should also be noted that there may be a plurality of interconnects (2616 and 2618) for any give pixel column so as to allow for more flexibility (pixel column parallel processing e.g.) for large array configurations. It should be noted that FIGS. 21 and 22 represent the same pixel array with the only difference between the two figures is the aspect ratio of the support circuitry has changed (i.e., 4/16 aspect ratio in FIG. 21 and 2/32 aspect ratio in FIG. 22).


It will be appreciated that the structures and apparatuses disclosed herein are merely exemplary for optimizing an imaging sensor, and it should be appreciated that any structure, apparatus or system for optimizing a pixel array on an image sensor using a three dimensional stacking technology and staggering the interconnects between substrates in the stack, which performs functions the same as, or equivalent to, those disclosed herein are intended to fall within the scope of this disclosure, including those structures, apparatuses or systems for imaging, which are presently known, or which may become available in the future. Anything which functions the same as, or equivalently to, a means for optimizing a pixel array on an image sensor using a three dimensional stacking technology and staggering the interconnects between substrates in the stack falls within the scope of this disclosure.


Those having ordinary skill in the relevant art will appreciate the advantages provide by the features of the disclosure. For example, it is a potential feature of the disclosure to provide an optimized pixel array on an imaging sensor, which is simple in design and manufacture. Another potential feature of the disclosure is to provide such an imaging sensor with larger pixels relative to overall size. Another potential feature is to provide an optimized pixel array on an image sensor using a three dimensional stacking technology and staggering the interconnects between substrates within the stack.


In the foregoing Detailed Description, various features of the disclosure are either grouped together in a single embodiment for the purpose of streamlining the disclosure or are discussed in different embodiments. This method of disclosure is not to be interpreted as reflecting an intention that the claimed disclosure requires more features than are expressly recited in each claim. Rather, as the following claims reflect, inventive aspects lie in less than all features of a single foregoing disclosed embodiment and various inventive features disclosed in separate embodiments may be combined to form its own embodiment as claimed more fully below. Thus, the following claims are hereby incorporated into this Detailed Description by this reference, with each claim standing on its own as a separate embodiment of the disclosure.


It is to be understood that the above-described arrangements are only illustrative of the application of the principles of the disclosure. Numerous modifications and alternative arrangements may be devised by those skilled in the art without departing from the spirit and scope of the disclosure and the appended claims are intended to cover such modifications and arrangements. Thus, while the disclosure has been shown in the drawings and described above with particularity and detail, it will be apparent to those of ordinary skill in the art that numerous modifications, including, but not limited to, variations in size, materials, shape, form, function and manner of operation, assembly and use may be made without departing from the principles and concepts set forth herein.

Claims
  • 1. An imaging sensor comprising: a plurality of substrates comprising a first substrate and a second substrate;a pixel array comprising a plurality of pixel groups;supporting circuitry for the plurality of pixel groups on the pixel array;a plurality of interconnects that connect the plurality of pixel groups to the supporting circuitry; andwherein the first substrate comprises the pixel array;wherein the second substrate comprises the supporting circuitry for the pixel array;wherein a read bus is provided for each one of the plurality of pixel groups on the first substrate;wherein each read bus on the first substrate provides electrical communication for one of the plurality of pixel groups to the supporting circuitry on the second substrate via a read bus on the second substrate;wherein the interconnect connects the read bus on the first substrate to the read bus on the second substrate at a point along a physical path where the read bus on the first substrate overlaps the read bus on the second substrate.
  • 2. The imaging sensor of claim 1, wherein the supporting circuitry includes one or more of an analog to digital converter, a power circuit, a power harvester, an amplifier circuit, a dedicated signal processor, a filter, and a serializer.
  • 3. The imaging sensor of claim 1, the interconnects include one or more of a wirebond, a μbump, a solder bump, a solder ball, and a through silicon via.
  • 4. The imaging sensor of claim 1, wherein each pixel group of the plurality of pixel groups includes two or more pixels.
  • 5. The imaging sensor of claim 1, wherein the first substrate includes a surface area that is substantially equivalent to a surface area of the second substrate.
  • 6. The imaging sensor of claim 1, wherein the first substrate includes a surface area that is less than the surface area of the second substrate.
  • 7. The imaging sensor of claim 1, wherein the first substrate further includes a second pixel array.
  • 8. The imaging sensor of claim 7, wherein the second pixel array enables three-dimensional image capture.
  • 9. The imaging sensor of claim 1, wherein the first substrate and the second substrate are vertically stacked.
  • 10. The imaging sensor of claim 1, wherein an interconnect is provided for each individual pixel in the pixel array.
  • 11. The imaging sensor of claim 10, wherein the interconnect is a bump with a bump pitch that substantially equals a pixel pitch of the pixels in the pixel array in both an X direction and a Y direction of the first substrate and the second substrate.
  • 12. An imaging sensor comprising: a plurality of substrates comprising a first substrate and a second substrate;a pixel array that is arranged in a plurality of pixel groups where each pixel group is M pixels wide and N pixels long;supporting circuitry for the pixels on the pixel array;a plurality of interconnects that connect the pixels to the supporting circuitry;wherein the first substrate comprises the pixel array;wherein the second substrate comprises the supporting circuitry for the pixels on the pixel array;wherein a read bus is provided for each one of the plurality of pixel groups on the first substrate;wherein each read bus on the first substrate provides electrical communication for one of the plurality of pixel groups to the supporting circuitry on the second substrate via a read bus on the second substrate;wherein the interconnect connects the read bus on the first substrate to the read bus on the second substrate at a point along a physical path where the read bus on the first substrate overlaps the read bus on the second substrate.
  • 13. The imaging sensor of claim 12, wherein the aspect ratio of each pixel group of pixels is 1:N.
  • 14. The imaging sensor of claim 13, wherein an interconnect is provided for each individual pixel in the pixel array.
  • 15. The imaging sensor of claim 12, wherein the aspect ratio of each pixel group of pixels is 2:N.
  • 16. The imaging sensor of claim 12, wherein the aspect ratio of each pixel group of pixels is 4:N.
  • 17. The imaging sensor of claim 12, wherein the aspect ratio of each pixel group of pixels is 8:N.
  • 18. The imaging sensor of claim 12, wherein the aspect ratio of each pixel group of pixels is 16:N.
  • 19. An imaging sensor comprising: a plurality of substrates comprising a first substrate and a second substrate;a pixel array comprising a plurality of pixel groups;supporting circuitry for the plurality of pixel groups on the pixel array;a plurality of interconnects that connect the plurality of pixel groups to the supporting circuitry; andwherein the first substrate comprises the pixel array;wherein the second substrate comprises the supporting circuitry for the pixel array;wherein a read bus is provided for each one of the plurality of pixel groups on the first substrate;wherein each read bus on the first substrate provides electrical communication for one of the plurality of pixel groups to the supporting circuitry on the second substrate via a read bus on the second substrate;wherein the interconnect connects the read bus on the first substrate to the read bus on the second substrate at a point along a physical path where the read bus on the first substrate overlaps the read bus on the second substrate; andwherein a read bus is provided for each two of the plurality of pixel groups on the first substrate.
  • 20. The imaging sensor of claim 19, wherein the read bus includes a select transistor to select which one of the two of the plurality of pixel groups on the first substrate to read.
CROSS-REFERENCE TO RELATED APPLICATIONS

This application is a continuation of U.S. patent application Ser. No. 15/912,068, filed Mar. 5, 2018, which is a continuation of U.S. patent application Ser. No. 14/875,591, filed Oct. 5, 2015 (U.S. Pat. No. 9,907,459, issued Mar. 6, 2018), which is a continuation of U.S. patent application Ser. No. 13/471,274, filed May 14, 2012 (U.S. Pat. No. 9,153,609, issued Oct. 6, 2015) which claims the benefit of: (1) U.S. Provisional Application No. 61/485,432, filed May 12, 2011; (2) U.S. Provisional Application No. 61/485,435, filed May 12, 2011; (3) U.S. Provisional Application No. 61/485,440, filed May 12, 2011; and, (4) U.S. Provisional Application No. 61/485,426, filed May 12, 2011, which are all hereby incorporated by reference herein in their entireties, including but not limited to those portions that specifically appear hereinafter, the incorporation by reference being made with the following exception: In the event that any portion of the above-referenced provisional applications are inconsistent with this application, this application supersedes said above-referenced provisional applications.

US Referenced Citations (649)
Number Name Date Kind
3796220 Bredemeier Mar 1974 A
3858577 Bass et al. Jan 1975 A
4011403 Epstein et al. Mar 1977 A
4153356 Hama May 1979 A
4350150 Kubota et al. Sep 1982 A
4363963 Ando Dec 1982 A
4429686 Hosoda Feb 1984 A
4433675 Konoshima Feb 1984 A
4436095 Kruger Mar 1984 A
4561430 Walsh Dec 1985 A
4572164 Yoshida et al. Feb 1986 A
4589404 Barath et al. May 1986 A
4600940 Sluyter Jul 1986 A
4604992 Sato Aug 1986 A
4670653 McConkie et al. Jun 1987 A
4740837 Yanagisawa et al. Apr 1988 A
4741327 Yabe May 1988 A
4745471 Takamura et al. May 1988 A
4773396 Okazaki Sep 1988 A
4786965 Yabe Nov 1988 A
4800424 Noguchi Jan 1989 A
4831444 Kato May 1989 A
4832003 Yabe May 1989 A
4845555 Yabe et al. Jul 1989 A
4853772 Kikuchi Aug 1989 A
4866526 Ams et al. Sep 1989 A
4888639 Yabe et al. Dec 1989 A
4918521 Yabe et al. Apr 1990 A
4938205 Nudelman Jul 1990 A
4942473 Zeevi et al. Jul 1990 A
4953539 Nakamura et al. Sep 1990 A
4954878 Fox et al. Sep 1990 A
5010038 Fox et al. Apr 1991 A
5010876 Henley et al. Apr 1991 A
5016975 Sasaki et al. May 1991 A
5021888 Kondou et al. Jun 1991 A
5042915 Akutsu et al. Aug 1991 A
5065444 Garber Nov 1991 A
RE33854 Adair Mar 1992 E
5103497 Hicks Apr 1992 A
5111804 Funakoshi May 1992 A
5115309 Hang May 1992 A
5133035 Hicks Jul 1992 A
5168361 Hackmann Dec 1992 A
5168863 Kurtzer Dec 1992 A
5187572 Nakamura et al. Feb 1993 A
5188094 Adair Feb 1993 A
5196938 Blessinger Mar 1993 A
5200838 Nudelman et al. Apr 1993 A
5220198 Tsuji Jun 1993 A
5227662 Ohno et al. Jul 1993 A
5228430 Sakamoto Jul 1993 A
5237403 Sugimoto et al. Aug 1993 A
5241170 Field, Jr. et al. Aug 1993 A
5277172 Sugimoto Jan 1994 A
5289555 Sanso Feb 1994 A
5307804 Bonnet May 1994 A
5313306 Kuban et al. May 1994 A
5325847 Matsuno Jul 1994 A
5339275 Hyatt Aug 1994 A
5381784 Adair Jan 1995 A
5400267 Denen et al. Mar 1995 A
5402768 Adair Apr 1995 A
5411020 Ito May 1995 A
5427087 Ito et al. Jun 1995 A
5454366 Ito et al. Oct 1995 A
5461425 Fowler et al. Oct 1995 A
5471515 Fossum et al. Nov 1995 A
5489801 Blish Feb 1996 A
5494483 Adair Feb 1996 A
5522006 Takeuchi et al. May 1996 A
5523786 Parulski Jun 1996 A
5550595 Hannah Aug 1996 A
5576781 Deleeuw Nov 1996 A
5594282 Otsuki Jan 1997 A
5594497 Ahem et al. Jan 1997 A
5614763 Womack Mar 1997 A
5665959 Fossum et al. Sep 1997 A
5721422 Bird Feb 1998 A
5734418 Danna Mar 1998 A
5748234 Lippincott May 1998 A
5754313 Pelchy et al. May 1998 A
5757075 Kitaoka May 1998 A
5784099 Lippincott Jul 1998 A
5787298 Broedner et al. Jul 1998 A
5841126 Fossum et al. Nov 1998 A
5857963 Pelchy et al. Jan 1999 A
5879289 Yarush et al. Mar 1999 A
5887049 Fossum Mar 1999 A
5896166 D'Alfonso et al. Apr 1999 A
5907178 Baker et al. May 1999 A
5929901 Adair et al. Jul 1999 A
5949483 Fossum et al. Sep 1999 A
5986693 Adair et al. Nov 1999 A
5990506 Fossum et al. Nov 1999 A
6005619 Fossum Dec 1999 A
6018364 Mangelsdorf Jan 2000 A
6021172 Fossum et al. Feb 2000 A
6023315 Harrold et al. Feb 2000 A
6027955 Lee et al. Feb 2000 A
6028330 Lee et al. Feb 2000 A
6043839 Adair et al. Mar 2000 A
6059776 Gatto May 2000 A
6059793 Pagedas May 2000 A
6073043 Schneider Jun 2000 A
6096573 Chen Aug 2000 A
6101232 Fossum et al. Aug 2000 A
6118142 Chen et al. Sep 2000 A
6139489 Wampler et al. Oct 2000 A
6142930 Ito et al. Nov 2000 A
6144542 Ker et al. Nov 2000 A
6166367 Cho Dec 2000 A
6166768 Fossum et al. Dec 2000 A
6180969 Yang et al. Jan 2001 B1
6184055 Yang et al. Feb 2001 B1
6194260 Chien et al. Feb 2001 B1
6198087 Boon Mar 2001 B1
6207984 Chang Mar 2001 B1
6211904 Adair et al. Apr 2001 B1
6215517 Takahashi et al. Apr 2001 B1
6239456 Berezin et al. May 2001 B1
6242277 Lin et al. Jun 2001 B1
6255681 Pan Jul 2001 B1
6272269 Naum Aug 2001 B1
6275255 Adair et al. Aug 2001 B1
6294775 Seibel et al. Sep 2001 B1
6303421 Chang Oct 2001 B1
6310642 Adair et al. Oct 2001 B1
6313868 D'Alfonso et al. Nov 2001 B1
6320630 Yamashita et al. Nov 2001 B1
6327493 Ozawa et al. Dec 2001 B1
6331156 Haefele et al. Dec 2001 B1
6333205 Rhodes Dec 2001 B1
6369812 Iyriboz et al. Apr 2002 B1
6387043 Yoon May 2002 B1
6388243 Berezin et al. May 2002 B1
6389205 Muckner et al. May 2002 B1
6390972 Speier et al. May 2002 B1
6400824 Mansoorian et al. Jun 2002 B1
6404048 Akram Jun 2002 B2
6410377 Hwang et al. Jun 2002 B1
6416463 Tsuzuki et al. Jul 2002 B1
6419626 Yoon Jul 2002 B1
6419627 Ben Nun Jul 2002 B1
6424369 Adair et al. Jul 2002 B1
6436032 Eto et al. Aug 2002 B1
6441482 Foster Aug 2002 B1
6452626 Adair et al. Sep 2002 B1
6456326 Fossum et al. Sep 2002 B2
6469739 Bechtel et al. Oct 2002 B1
6485414 Neuberger Nov 2002 B1
6512280 Chen et al. Jan 2003 B2
6515321 Jwo Feb 2003 B1
6549235 Fossum et al. Apr 2003 B1
6555842 Fossum et al. Apr 2003 B1
6570617 Fossum et al. May 2003 B2
6588884 Furlani et al. Jul 2003 B1
6606122 Shaw et al. Aug 2003 B1
6610557 Lee et al. Aug 2003 B2
6627474 Bama et al. Sep 2003 B2
6659940 Adler Dec 2003 B2
6665013 Fossum et al. Dec 2003 B1
6690466 Miller et al. Feb 2004 B2
6692431 Kazakevich Feb 2004 B2
6704049 Fossum Mar 2004 B1
6720810 New Apr 2004 B1
6726620 Shibata et al. Apr 2004 B2
6730900 Hsish et al. May 2004 B2
6740870 Doudoumopoulos May 2004 B1
6744068 Fossum et al. Jun 2004 B2
6773392 Kikuchi et al. Aug 2004 B2
6784940 Takazawa et al. Aug 2004 B1
6796939 Hirata et al. Sep 2004 B1
6799065 Niemeyer Sep 2004 B1
6809358 Hsieh et al. Oct 2004 B2
6812949 Switzer et al. Nov 2004 B1
6838653 Campbell et al. Jan 2005 B2
6838716 Asada et al. Jan 2005 B2
6856712 Fauver et al. Jan 2005 B2
6862036 Adair et al. Mar 2005 B2
6879340 Chevallier Apr 2005 B1
6897082 Rhodes et al. May 2005 B2
6899675 Cline et al. May 2005 B2
6921920 Kazakevich Jul 2005 B2
6943838 Fossum et al. Sep 2005 B2
6947090 Komoro et al. Sep 2005 B2
6961461 MacKinnon et al. Nov 2005 B2
6970195 Bidermann et al. Nov 2005 B1
6976954 Takahashi Dec 2005 B2
6977733 Denk et al. Dec 2005 B2
6982740 Adair et al. Jan 2006 B2
6982742 Adair et al. Jan 2006 B2
6997871 Sonnenschein et al. Feb 2006 B2
6999118 Suzuki Feb 2006 B2
7002231 Rhodes et al. Feb 2006 B2
7002621 Adair et al. Feb 2006 B2
7009634 Iddan et al. Mar 2006 B2
7009646 Fossum et al. Mar 2006 B1
7018331 Chang et al. Mar 2006 B2
7027092 Altree Apr 2006 B2
7030904 Adair et al. Apr 2006 B2
7037259 Hakamata et al. May 2006 B2
7061117 Yang et al. Jun 2006 B2
7068878 Crossman-Bosworth et al. Jun 2006 B2
7070560 Takahashi Jul 2006 B2
7071979 Ohtani et al. Jul 2006 B1
7088398 Wolf et al. Aug 2006 B1
7102682 Baer Sep 2006 B2
7105371 Fossum et al. Sep 2006 B2
7106367 Sarwari Sep 2006 B2
7106377 Bean et al. Sep 2006 B2
7115091 Root et al. Oct 2006 B2
7129108 Jang Oct 2006 B2
7151568 Kawachi et al. Dec 2006 B2
7183129 Lee Feb 2007 B2
7184084 Glenn Feb 2007 B2
7189226 Auld et al. Mar 2007 B2
7193519 Root et al. Mar 2007 B2
7202899 Lin et al. Apr 2007 B2
7217967 Han May 2007 B2
7227469 Vamer et al. Jun 2007 B2
7230247 Shibayama Jun 2007 B2
7230615 Wang et al. Jun 2007 B2
7232712 Han Jun 2007 B2
7244920 Kim et al. Jul 2007 B2
7250594 Lin et al. Jul 2007 B2
7258546 Beier et al. Aug 2007 B2
7258663 Doguchi et al. Aug 2007 B2
7261687 Yang Aug 2007 B2
7273452 Barbato et al. Sep 2007 B2
7274390 Sevat et al. Sep 2007 B2
7276785 Bauer et al. Oct 2007 B2
7280139 Pahr et al. Oct 2007 B2
7282025 Abe Oct 2007 B2
7283566 Siemens et al. Oct 2007 B2
7295578 Lyle et al. Nov 2007 B1
7303528 Johnston Nov 2007 B2
7317955 McGreevy Jan 2008 B2
7319478 Dolt et al. Jan 2008 B2
7331523 Meier et al. Feb 2008 B2
7338832 Park et al. Mar 2008 B2
7339982 Wood, Jr. Mar 2008 B2
7354841 Jeon Apr 2008 B2
7365768 Ono et al. Apr 2008 B1
7368771 Roh et al. May 2008 B2
7369166 Fossum et al. May 2008 B2
7369176 Sonnenschein et al. May 2008 B2
7386084 Yin Jun 2008 B2
7391013 Johnston et al. Jun 2008 B2
7397076 Jang Jul 2008 B2
7402811 Hatanaka et al. Jul 2008 B2
7443296 Mezhinsky et al. Oct 2008 B2
7470893 Suzuki et al. Dec 2008 B2
7488637 Kim Feb 2009 B2
7511257 Lee et al. Mar 2009 B2
7517351 Culp et al. Apr 2009 B2
7522341 Mouli Apr 2009 B2
7525168 Hsieh Apr 2009 B2
7534645 Choi May 2009 B2
7535037 Lyu May 2009 B2
7540645 Kazakevich Jun 2009 B2
7542069 Tashiro Jun 2009 B2
7544163 MacKinnon et al. Jun 2009 B2
7545434 Bean et al. Jun 2009 B2
7551059 Farrier Jun 2009 B2
7564935 Suzuki Jul 2009 B2
7567291 Bechtel et al. Jul 2009 B2
7568619 Todd et al. Aug 2009 B2
7573516 Krymski et al. Aug 2009 B2
7578786 Boulais et al. Aug 2009 B2
7583872 Seibel et al. Sep 2009 B2
7589349 Hong Sep 2009 B2
7595210 Shim Sep 2009 B2
7598686 Lys et al. Oct 2009 B2
7599439 Lavelle et al. Oct 2009 B2
7605016 Min Oct 2009 B2
7608874 Lee et al. Oct 2009 B2
7612318 Jeon Nov 2009 B2
7615808 Pain et al. Nov 2009 B2
7615838 Kim Nov 2009 B2
7616986 Seibel et al. Nov 2009 B2
7630008 Sarwari Dec 2009 B2
7646407 Fossum et al. Jan 2010 B2
7663115 Korthout et al. Feb 2010 B2
7744528 Wallace et al. Jun 2010 B2
7749799 Pain Jul 2010 B2
7768562 Boemler Aug 2010 B2
7794394 Frangioni Sep 2010 B2
7795650 Eminoglu et al. Sep 2010 B2
7800192 Venezia et al. Sep 2010 B2
7801584 Iddan et al. Sep 2010 B2
7812801 Takane Oct 2010 B2
7830434 Li et al. Nov 2010 B2
7868283 Mabuchi Jan 2011 B2
7871373 Yamada Jan 2011 B2
7880662 Bogaerts Feb 2011 B2
7901974 Venezia et al. Mar 2011 B2
7914447 Kanai Mar 2011 B2
7916193 Fossum Mar 2011 B2
7923763 Lauxtermann Apr 2011 B2
7935050 Launava et al. May 2011 B2
7936394 Wu May 2011 B2
7944566 Xie May 2011 B2
7952096 Rhodes May 2011 B2
7973342 Jeon Jul 2011 B2
7995123 Lee et al. Aug 2011 B2
8089542 Chevallier Jan 2012 B2
8100826 MacKinnon et al. Jan 2012 B2
8101903 Mokhnatyuk Jan 2012 B2
8154055 Ha Apr 2012 B2
8159584 Iwabuchi et al. Apr 2012 B2
8164659 Mori et al. Apr 2012 B2
8193542 Machara Jun 2012 B2
8212884 Seibel et al. Jul 2012 B2
8300111 Iwane Oct 2012 B2
8317689 Remijan et al. Nov 2012 B1
8339482 Okado Dec 2012 B2
8382662 Soper et al. Feb 2013 B2
8384814 Chevallier Feb 2013 B2
8396535 Wang et al. Mar 2013 B2
8405748 Mao et al. Mar 2013 B2
8419632 Kimoto Apr 2013 B2
8423110 Barbato et al. Apr 2013 B2
8426096 Maezawa Apr 2013 B2
8471938 Altice, Jr. et al. Jun 2013 B2
8476575 Mokhnatyuk Jul 2013 B2
8493474 Richardson Jul 2013 B2
8493564 Brukilacchio et al. Jul 2013 B2
8523367 Ogura Sep 2013 B2
8537203 Seibel et al. Sep 2013 B2
8582011 Dosluoglu Nov 2013 B2
8602971 Farr Dec 2013 B2
8614754 Fossum Dec 2013 B2
8625016 Fossum et al. Jan 2014 B2
8629023 Lee Jan 2014 B2
8638847 Wang Jan 2014 B2
8648287 Fossum Feb 2014 B1
8649848 Crane et al. Feb 2014 B2
8668339 Kabuki et al. Mar 2014 B2
8675125 Cossairt et al. Mar 2014 B2
8698887 Makino et al. Apr 2014 B2
8733660 Wang et al. May 2014 B2
8754358 Chou et al. Jun 2014 B2
8797434 Lee et al. Aug 2014 B2
8830340 Burt et al. Sep 2014 B2
8836834 Hashimoto et al. Sep 2014 B2
8854517 Honda et al. Oct 2014 B2
8858425 Farr et al. Oct 2014 B2
8885034 Adair et al. Nov 2014 B2
8896730 Fossum Nov 2014 B2
8952312 Blanquart et al. Feb 2015 B2
9066677 Seto Jun 2015 B2
9123602 Blanquart Sep 2015 B2
9153609 Blanquart Oct 2015 B2
9343489 Blanquart et al. May 2016 B2
9462234 Blanquart et al. Oct 2016 B2
9763566 Blanquart Sep 2017 B2
9907459 Blanquart Mar 2018 B2
9993143 Mitsuhashi Jun 2018 B2
10517469 Blanquart et al. Dec 2019 B2
10517471 Blanquart Dec 2019 B2
10537234 Blanquart Jan 2020 B2
10709319 Blanquart Jul 2020 B2
10750933 Blanquart Aug 2020 B2
10863894 Blanquart Dec 2020 B2
10881272 Blanquart Jan 2021 B2
10980406 Blanquart et al. Apr 2021 B2
11026565 Blanquart et al. Jun 2021 B2
20010016804 Cunningham et al. Aug 2001 A1
20010019361 Savoye Sep 2001 A1
20010030744 Chang Oct 2001 A1
20010041825 Shibata et al. Nov 2001 A1
20010052930 Adair et al. Dec 2001 A1
20020011809 Hartge et al. Jan 2002 A1
20020017611 Tashiro et al. Feb 2002 A1
20020044207 Dielhof et al. Apr 2002 A1
20020067408 Adair et al. Jun 2002 A1
20020080248 Adair et al. Jun 2002 A1
20020158986 Baer Oct 2002 A1
20020163578 Adair et al. Nov 2002 A1
20020180867 Adair et al. Dec 2002 A1
20030007087 Hakamata et al. Jan 2003 A1
20030007686 Roever Jan 2003 A1
20030043264 Furuya et al. Mar 2003 A1
20030052983 Altree Mar 2003 A1
20030107664 Suzuki Jun 2003 A1
20030146994 Kokubun Aug 2003 A1
20030163029 Sonnenschein et al. Aug 2003 A1
20030187586 Katzenmaier et al. Oct 2003 A1
20030189663 Dolt et al. Oct 2003 A1
20030218120 Shibayama Nov 2003 A1
20040010196 Wang et al. Jan 2004 A1
20040036010 Hsieh et al. Feb 2004 A1
20040049215 Snow et al. Mar 2004 A1
20040073086 Abe Apr 2004 A1
20040078494 Lennox et al. Apr 2004 A1
20040082833 Adler et al. Apr 2004 A1
20040095495 Inokuma et al. May 2004 A1
20040111012 Whitman Jun 2004 A1
20040169771 Washington et al. Sep 2004 A1
20040170712 Sadek El Mogy Sep 2004 A1
20040249267 Gilboa Dec 2004 A1
20050009982 Inagaki et al. Jan 2005 A1
20050027164 Barbato et al. Feb 2005 A1
20050038322 Banik Feb 2005 A1
20050075538 Banik et al. Apr 2005 A1
20050083420 Koseki et al. Apr 2005 A1
20050131279 Boulais et al. Jun 2005 A1
20050148819 Noguchi et al. Jul 2005 A1
20050151866 Ando et al. Jul 2005 A1
20050168941 Sokol et al. Aug 2005 A1
20050174428 Abe Aug 2005 A1
20050206755 Yokoyama et al. Sep 2005 A1
20050222499 Banik et al. Oct 2005 A1
20050231591 Abe Oct 2005 A1
20050234302 MacKinnon et al. Oct 2005 A1
20050237412 Shiohara et al. Oct 2005 A1
20050288546 Sonnenschein et al. Dec 2005 A1
20060007507 Inaba et al. Jan 2006 A1
20060022234 Adair et al. Feb 2006 A1
20060023109 Mabuchi et al. Feb 2006 A1
20060035415 Wood et al. Feb 2006 A1
20060061668 Ise Mar 2006 A1
20060069314 Farr Mar 2006 A1
20060074289 Adler et al. Apr 2006 A1
20060164533 Hsieh et al. Jul 2006 A1
20060181627 Farrier Aug 2006 A1
20060221230 Dutta et al. Oct 2006 A1
20060249765 Hsieh Nov 2006 A1
20060250513 Yamamoto et al. Nov 2006 A1
20060293563 Banik et al. Dec 2006 A1
20060293565 Uchimura et al. Dec 2006 A1
20070002134 Ishihara et al. Jan 2007 A1
20070010712 Negishi Jan 2007 A1
20070013793 Konda et al. Jan 2007 A1
20070030262 Ambo et al. Feb 2007 A1
20070030345 Amling et al. Feb 2007 A1
20070046803 Ahn Mar 2007 A1
20070078328 Ozaki et al. Apr 2007 A1
20070091190 Iwabuchi et al. Apr 2007 A1
20070094303 Zwingenberger et al. Apr 2007 A1
20070129601 Johnston et al. Jun 2007 A1
20070138375 Lee et al. Jun 2007 A1
20070153337 Kim Jul 2007 A1
20070159526 Abe Jul 2007 A1
20070165120 Takane Jul 2007 A1
20070182842 Sonnenschein et al. Aug 2007 A1
20070185549 Zdeblick Aug 2007 A1
20070187703 Erchak Aug 2007 A1
20070197873 Birnkrant Aug 2007 A1
20070225556 Ortiz et al. Sep 2007 A1
20070244364 Luanava et al. Oct 2007 A1
20070244365 Wiklof Oct 2007 A1
20070276187 Wiklof et al. Nov 2007 A1
20070279486 Bayer et al. Dec 2007 A1
20070297190 Ng Dec 2007 A1
20080021271 Pasero et al. Jan 2008 A1
20080042046 Mabuchi Feb 2008 A1
20080045800 Farr Feb 2008 A2
20080076967 Couvillon, Jr. Mar 2008 A1
20080083939 Guidash Apr 2008 A1
20080122031 DeNatale et al. May 2008 A1
20080128740 Yamashita et al. Jun 2008 A1
20080136319 Yoon Jun 2008 A1
20080136945 Blanquart et al. Jun 2008 A1
20080158348 Karpen et al. Jul 2008 A1
20080165360 Johnston Jul 2008 A1
20080185314 Tomasello et al. Aug 2008 A1
20080200758 Orbay et al. Aug 2008 A1
20080208006 Farr Aug 2008 A1
20080211634 Hopkins et al. Sep 2008 A1
20080218609 Blanquart et al. Sep 2008 A1
20080218615 Huang et al. Sep 2008 A1
20080239070 Westwick et al. Oct 2008 A1
20080239124 Mori et al. Oct 2008 A1
20080249369 Seibel et al. Oct 2008 A1
20080255416 Gilboa Oct 2008 A1
20080258042 Krymski Oct 2008 A1
20080287798 Lee et al. Nov 2008 A1
20080291290 Sonoda et al. Nov 2008 A1
20080291506 Mizuta Nov 2008 A1
20080309810 Smith et al. Dec 2008 A1
20080316319 Nomoto Dec 2008 A1
20090012361 MacKinnon et al. Jan 2009 A1
20090012368 Banik Jan 2009 A1
20090015301 Marchesini et al. Jan 2009 A1
20090021588 Border et al. Jan 2009 A1
20090021619 Kasuga et al. Jan 2009 A1
20090021628 Tamakoshi Jan 2009 A1
20090040783 Krupa et al. Feb 2009 A1
20090054908 Zand et al. Feb 2009 A1
20090062656 Hyuga Mar 2009 A1
20090074265 Huang et al. Mar 2009 A1
20090076329 Su et al. Mar 2009 A1
20090082630 Tulley Mar 2009 A1
20090091641 Hattori Apr 2009 A1
20090108176 Blanquart Apr 2009 A1
20090141156 Rossi et al. Jun 2009 A1
20090141180 Kondo et al. Jun 2009 A1
20090154886 Lewis et al. Jun 2009 A1
20090160976 Chen et al. Jun 2009 A1
20090160979 Xu et al. Jun 2009 A1
20090167908 Mori et al. Jul 2009 A1
20090173974 Shah et al. Jul 2009 A1
20090184349 Dungan Jul 2009 A1
20090186780 Lee et al. Jul 2009 A1
20090192390 Berguer et al. Jul 2009 A1
20090200624 Dai et al. Aug 2009 A1
20090200625 Venezia et al. Aug 2009 A1
20090203966 Mizuyoshi Aug 2009 A1
20090208143 Yoon et al. Aug 2009 A1
20090212397 Tuttle Aug 2009 A1
20090216080 Nakamura Aug 2009 A1
20090224136 Ikegami Sep 2009 A1
20090225548 Narita Sep 2009 A1
20090227847 Tepper et al. Sep 2009 A1
20090230287 Anderson et al. Sep 2009 A1
20090236500 Shah et al. Sep 2009 A1
20090256905 Tashiro Oct 2009 A1
20090265490 Setya et al. Oct 2009 A1
20090268147 Tang et al. Oct 2009 A1
20090278963 Shah et al. Nov 2009 A1
20090292168 Farr Nov 2009 A1
20090306478 Mizuyoshi Dec 2009 A1
20090316116 Melville et al. Dec 2009 A1
20090322911 Blanquart Dec 2009 A1
20090322912 Blanquart Dec 2009 A1
20100026824 Chen Feb 2010 A1
20100039156 Yamaguchi Feb 2010 A1
20100049180 Wells et al. Feb 2010 A1
20100059802 Chen Mar 2010 A1
20100118932 Luo et al. May 2010 A1
20100121142 OuYang et al. May 2010 A1
20100134662 Bub Jun 2010 A1
20100137684 Shibasaki et al. Jun 2010 A1
20100140732 Eminoglu et al. Jun 2010 A1
20100157037 Iketani et al. Jun 2010 A1
20100157039 Sugai Jun 2010 A1
20100157117 Wang Jun 2010 A1
20100171429 Garcia et al. Jul 2010 A1
20100178722 de Graff et al. Jul 2010 A1
20100182446 Matsubayashi Jul 2010 A1
20100198009 Farr et al. Aug 2010 A1
20100204546 Hassidov et al. Aug 2010 A1
20100228089 Hoffman et al. Sep 2010 A1
20100245647 Honda Sep 2010 A1
20100276572 Iwabuchi et al. Nov 2010 A1
20100290100 Karasawa Nov 2010 A1
20100295978 Nakamura et al. Nov 2010 A1
20100305406 Braun et al. Dec 2010 A1
20100315333 Hsu Dec 2010 A1
20110034769 Adair et al. Feb 2011 A1
20110034770 Endo et al. Feb 2011 A1
20110037876 Talbert et al. Feb 2011 A1
20110049591 Nakatani et al. Mar 2011 A1
20110050874 Reshef et al. Mar 2011 A1
20110050969 Nishihara Mar 2011 A1
20110055447 Costa Mar 2011 A1
20110063428 Sonnenschein et al. Mar 2011 A1
20110115663 Bogaerts May 2011 A1
20110121654 Recker et al. May 2011 A1
20110128408 Ishigaki et al. Jun 2011 A1
20110181709 Wright et al. Jul 2011 A1
20110181840 Cobb Jul 2011 A1
20110184239 Wright et al. Jul 2011 A1
20110184243 Wright et al. Jul 2011 A1
20110208004 Feingold et al. Aug 2011 A1
20110218399 Kimoto Sep 2011 A1
20110228790 Martin de Nicolas Sep 2011 A1
20110237882 Saito Sep 2011 A1
20110237884 Saito Sep 2011 A1
20110238977 Talbert et al. Sep 2011 A1
20110242300 Hashimoto Oct 2011 A1
20110245605 Jacobsen et al. Oct 2011 A1
20110263941 Wright et al. Oct 2011 A1
20110279679 Samuel et al. Nov 2011 A1
20110288374 Hadani et al. Nov 2011 A1
20110292258 Adler et al. Dec 2011 A1
20110295061 Haramaty et al. Dec 2011 A1
20110298908 Murakami Dec 2011 A1
20110304757 Egawa Dec 2011 A1
20120004508 McDowall et al. Jan 2012 A1
20120006973 Storm et al. Jan 2012 A1
20120014563 Bendall Jan 2012 A1
20120029279 Kucklick Feb 2012 A1
20120035419 Ashida et al. Feb 2012 A1
20120035434 Ferren et al. Feb 2012 A1
20120041267 Benning et al. Feb 2012 A1
20120041534 Clerc et al. Feb 2012 A1
20120050592 Oguma Mar 2012 A1
20120071720 Banik et al. Mar 2012 A1
20120078052 Cheng Mar 2012 A1
20120113506 Gmitro et al. May 2012 A1
20120120282 Goris May 2012 A1
20120140302 Xie et al. Jun 2012 A1
20120147229 Shah et al. Jun 2012 A1
20120188623 Inoue Jul 2012 A1
20120265196 Turner et al. Oct 2012 A1
20120293699 Blanquart et al. Nov 2012 A1
20120307030 Blanquart Dec 2012 A1
20130010166 Morisaki et al. Jan 2013 A1
20130126707 Blanquart May 2013 A1
20130126708 Blanquart May 2013 A1
20130126709 Blanquart May 2013 A1
20130144122 Adair et al. Jun 2013 A1
20130158346 Soper et al. Jun 2013 A1
20130176409 Kotani et al. Jul 2013 A1
20130222165 David et al. Aug 2013 A1
20130242069 Kobayashi Sep 2013 A1
20130264465 Dai et al. Oct 2013 A1
20130292854 Lua et al. Nov 2013 A1
20130300837 DiCarlo et al. Nov 2013 A1
20140052004 D'Alfonso et al. Feb 2014 A1
20140073852 Banik et al. Mar 2014 A1
20140104466 Fossum Apr 2014 A1
20140160259 Blanquart et al. Jun 2014 A1
20140175591 Tian et al. Jun 2014 A1
20140176691 Minakuchi Jun 2014 A1
20140198240 Rhoads Jul 2014 A1
20140203084 Wang Jul 2014 A1
20140217268 Schleipen et al. Aug 2014 A1
20140240568 Yamagata et al. Aug 2014 A1
20140267851 Rhoads Sep 2014 A1
20140275783 Blanquart Sep 2014 A1
20140285645 Blanquart et al. Sep 2014 A1
20140300698 Wany Oct 2014 A1
20140354788 Yano Dec 2014 A1
20140364689 Adair et al. Dec 2014 A1
20150041865 Storm et al. Feb 2015 A1
20150163424 Morino et al. Jun 2015 A1
20150215560 Blanquart et al. Jul 2015 A1
20160155765 Blanquart Jun 2016 A1
20160190197 Blanquart Jun 2016 A1
20160256041 Blanquart et al. Sep 2016 A1
20160267845 Tsuge Sep 2016 A1
20170221945 Blanquart Aug 2017 A1
20190007588 Blanquart et al. Jan 2019 A1
20190008375 Blanquart et al. Jan 2019 A1
20190068909 Kaibara Feb 2019 A1
20190137609 Roy May 2019 A1
20190269304 Blanquart Sep 2019 A1
20190273881 Kawai Sep 2019 A1
20200003874 Moriyama Jan 2020 A1
20200129054 Blanquart Apr 2020 A1
20200138279 Blanquart et al. May 2020 A1
20200288954 Blanquart Sep 2020 A1
20200296267 Blanquart et al. Sep 2020 A1
20210045624 Blanquart Feb 2021 A1
20210085159 Blanquart Mar 2021 A1
Foreign Referenced Citations (80)
Number Date Country
2012253253 Nov 2012 AU
2012253261 Jun 2016 AU
1398407 Feb 2003 CN
1953193 Apr 2007 CN
1992821 Jul 2007 CN
100407433 Jul 2008 CN
101314154 Jul 2008 CN
101281918 Oct 2008 CN
100502024 Jun 2009 CN
101640211 Feb 2010 CN
101013714 May 2010 CN
101715644 May 2010 CN
101848344 Sep 2010 CN
101939841 Jan 2011 CN
101978598 Feb 2011 CN
102006427 Apr 2011 CN
102266217 Dec 2011 CN
102397049 Apr 2012 CN
102450998 May 2012 CN
103094653 May 2013 CN
103636000 Mar 2014 CN
103650476 Mar 2014 CN
2012800337461 Oct 2016 CN
1618833 Jan 2006 EP
1628348 Feb 2006 EP
2108305 Oct 2009 EP
2234387 Sep 2010 EP
2302905 Mar 2011 EP
2442558 Apr 2012 EP
1845835 Nov 2014 EP
2463866 Mar 2010 GB
229396 Jul 2016 IL
229397 Jul 2016 IL
1993-268534 Oct 1993 JP
1993268534 Oct 1993 JP
H05-268534 May 1995 JP
H09-140664 Dec 1998 JP
2001339057 Jul 2001 JP
2002329851 Nov 2002 JP
2004241490 Aug 2004 JP
2004348676 Dec 2004 JP
2006025852 Feb 2006 JP
2006049361 Feb 2006 JP
2007043433 Feb 2007 JP
2007214191 Aug 2007 JP
2007214772 Aug 2007 JP
2007228460 Sep 2007 JP
200848313 Feb 2008 JP
2008235478 Oct 2008 JP
2008290817 Dec 2008 JP
HEI 07-136109 Dec 2008 JP
2009005329 Jan 2009 JP
2009100380 May 2009 JP
2009206958 Sep 2009 JP
2010200109 Sep 2010 JP
2010252396 Nov 2010 JP
2010273757 Dec 2010 JP
2011050969 Mar 2011 JP
2011114733 Jun 2011 JP
2012030004 Feb 2012 JP
2014514891 Jun 2014 JP
2014515955 Jul 2014 JP
2016520341 Jul 2016 JP
1020100106920 Oct 2010 KR
1020100126749 Dec 2010 KR
9413191 Jun 1994 WO
1996005693 Feb 1996 WO
200108549 Feb 2001 WO
2004093438 Oct 2004 WO
2006080015 Aug 2006 WO
2006129762 Dec 2006 WO
2009120228 Oct 2009 WO
2009135255 Nov 2009 WO
2012155142 Nov 2012 WO
2012155143 Nov 2012 WO
2012155150 Nov 2012 WO
2012155152 Nov 2012 WO
2014018948 Jan 2014 WO
2014145246 Sep 2014 WO
2014145248 Sep 2014 WO
Non-Patent Literature Citations (1)
Entry
H.Kurino et al., Intelligent image sensor chip with three dimensional structure, Technical Digest, International Electron Devices Meeting 1999, Dec. 1999, pp. 879-882.
Related Publications (1)
Number Date Country
20200146542 A1 May 2020 US
Provisional Applications (4)
Number Date Country
61485432 May 2011 US
61485435 May 2011 US
61485440 May 2011 US
61485426 May 2011 US
Continuations (3)
Number Date Country
Parent 15912068 Mar 2018 US
Child 16747116 US
Parent 14875591 Oct 2015 US
Child 15912068 US
Parent 13471274 May 2012 US
Child 14875591 US