Claims
- 1. An apparatus for detecting a motion vector representing motion of a target block which is one of a plurality of target blocks being provided from a frame of a target image by dividing the frame of the target image, relative to a reference frame of image, comprising:a dividing unit for dividing said target block which is stored in a dynamic memory and which provides data related to a word line by selecting a word line from the word lines in said dynamic memory, into a plurality of blocks, wherein each of the plurality of blocks has pixel data at different pixel positions of the target block by the selection of different word lines, wherein each of the plurality of blocks is stored in a static memory, and wherein each of the plurality of blocks is allocated to one of vectors representing motion of said target block; a parallel calculating unit for comparing said plurality of blocks with a reference image block extracted from a search area within said reference frame of image which is stored in the dynamic memory, with respect to pixel data, and finding degrees of similarity of said plurality of blocks to said reference image block; and an approximate block detection unit for selecting one of said plurality of blocks according to the degrees of similarity that are found and detecting a vector allocated to the selected block as a candidate of the motion vector representing motion of the target block.
- 2. The apparatus of claim 1, wherein said target block is a two-dimensional block having 16 pixel positions horizontally and 16 pixel positions vertically.
- 3. The apparatus of claim 1, wherein each of said plurality of blocks has 16 pixel positions horizontally and 4 vertical lines located at every 5 pixel positions vertically.
Priority Claims (1)
Number |
Date |
Country |
Kind |
10-102884 |
Apr 1998 |
JP |
|
Parent Case Info
This is a continuation application of U.S. Ser. No. 09/289,678, filed Apr. 12, 1999.
US Referenced Citations (4)
Number |
Name |
Date |
Kind |
6167090 |
Iizuka |
Dec 2000 |
A |
6205177 |
Girod et al. |
Mar 2001 |
B1 |
6263025 |
Iizuka |
Jul 2001 |
B1 |
6370195 |
Watanabe et al. |
Apr 2002 |
B1 |
Foreign Referenced Citations (5)
Number |
Date |
Country |
5-236455 |
Sep 1993 |
JP |
06-070308 |
Mar 1994 |
JP |
07-162867 |
Jun 1995 |
JP |
09-162747 |
Jun 1997 |
JP |
10-051793 |
Feb 1998 |
JP |
Non-Patent Literature Citations (3)
Entry |
IEEE 1997 International Solid-State Circuits Conference, “A Real Time MPEG2 Main Profile, Main Level Motion-Estimator Chipset”, pp. 260-261. |
IEEE 1996 Custom Integrated Circuits Conference, “VLSI Implementation of Mierarchical Motion Estimator for MPEG2 MP@HL”, pp. 351-354. |
IEEE 1996 Custom Integrated Circuits Conference, “A Cascadable 200 GOPS Motion Estimation Chip for HDTV Applications”, pp. 355-358. |
Continuations (1)
|
Number |
Date |
Country |
Parent |
09/289678 |
Apr 1999 |
US |
Child |
10/033928 |
|
US |