The invention relates to a method for bonding a wire conductor disposed on a substrate, in particular a wire conductor laid directly on a substrate during the manufacture of a transponder unit.
Essential elements of every transponder unit are the wire coil attached on a substrate, such as a chip card, and the electronic circuit which, is also attached on the chip card. The latter is called a chip. For the most part, in modern manufacturing methods the wire coil is not first wound as an air-core coil and then baked together with the substrate, but that the wire is directly laid onto the substrate to form a wire coil, for example, by being embedded into the plastic of the substrate by ultrasonic welding. The German Published Patent Application 44 10 732 A1 describes the details of such a wire laying method.
In the manufacture of such a transponder unit, bonding the ends of the coils with the terminal areas of the chip still creates a special problem. This is due, in particular, to the very small dimensions of the components that are to be connected with each other. A chip unit's terminal areas, which mostly or substantially are formed to have a square shape, as a rule have a relatively small side length. Particularly in the low-frequency range, a copper wire, the diameter of which for the most part is in the range of 50 μm, is usually used as the coil wire. In view of these dimensions it becomes clear that some care must be taken so as to really align the wire sufficiently with the terminal areas of the chip when connecting them.
It has already been proposed that one and the same tool be used for laying the wire onto the substrate and for bonding the wire with the chip, compare DE 43 25 334 A1. If there is an intention of using one and the same tool both for laying the wire onto the substrate and connecting the wire to the terminal areas of the chip unit in one process step, attention must not only be paid to the tact that the wire must be guided very precisely at said tool in order to ensure that the same position of the wire is very precisely allocated to one certain position of the tool. There is, rather, the additional problem that the means for connecting the wire with the substrate and the additional means for connecting or welding the wire must be integrated into the tool in a very small space indeed. This is necessary so that the position at which the wire is to be laid onto the substrate or connected with the chip can be set by the controlling device or controller with sufficient precision both during laying as well as during connecting. This integration entails a considerable effort with regard to the tools and, furthermore, does not allow for an optimal operating speed. Because in such an integration it is not possible to carry out the laying of the wire onto the substrate and the bonding of wire with the terminal areas of the chip independently from one another, i.e., it is not possible to proceed with laying the wire whilst the wire is connected with the first terminal area of the chip.
A totally different approach is proposed by EP 0 880 754 B1. In order to reduce the number of working steps, this printed publication teaches not to pre-mount the chip or “chip unit” onto a bonding substrate with enlarged terminal areas, but to bond them directly. For this purpose, this approach provides a first step within whose context the wire is first guided over the terminal area on the chip unit and fixed on the substrate relative to the terminal area of the chip unit. An exactly defined orientation of the wire relative to the terminal area on the chip unit is achieved with this first step. It is not until then that the connection of the wire with the terminal area is carried out in a second step.
In practical application, these two steps are carried out in the following manner: the wire laying device connects the wire with the substrate, then draws the wire over the first terminal area of the chip unit in order to then connect the wire with the substrate behind the terminal area of the chip unit again, thus to lay the coil on the substrate. Once the coil has been laid completely and the wire laying device has arrived at the second terminal area of the chip unit, it draws the chip over the second terminal area and, behind the second terminal area, connects it with the substrate again for a certain distance.
This solution works actually works rather well in practical use. It allows for the laying of the wire onto the substrate and the connecting of the wire with the terminal areas located immediately on the chip unit to be carried out in two different, spatially separate work stations—the substrate with the finished wound coil and the wire drawn over the terminal areas of the chip unit can be taken from the first working station and transferred to a second working station. There, the wire strung over the terminal areas is approached by a tool and connected by it with the terminal areas. However, problems particularly occur in the case where the chip unit that is only loosely inserted in the window of the card unit is displaced relative to the card substrate for whatever reason during the further transport.
In this context, the following should be known: It is often expedient for the card substrate and the chip module to run through various processing stations of a manufacturing machine before they finally become the finished RFID card. For example, the window is punched into the card substrate in a first processing station. The card substrate thus processed is then conveyed on to a second processing station. In this station, the chip module is inserted into said window, without being connected with the card substrate, of course. This ensemble of card substrate and the chip module is conveyed on to a third processing station. At this station, the wire is laid on the substrate. Finally, the ensemble is conveyed into a fourth processing station in which the wire is connected in an electrically conductive manner with the bonding areas of the chip or of the chip module provided for this purpose. It is only in a subsequent processing station, which in most cases is the fifth, that the card substrate and the chip or chip module are firmly connected with each other by laminating them with suitable cover layers.
As long as the card substrate and the chip or chip module are not even connected by means of the wire terminal, considerable displacements in the position of the chip or chip module relative to the card substrate may occur, because each of the above-mentioned transport processes from one processing station to another can lead to a displacement in position. Displacements in position may also be caused by the card substrate heating up more than only to an inconsiderable extent during the laying of the wire, for heat energy is applied to the card substrate in a considerable extent in particular during the laying of the wire by means of ultrasonic friction welding.
As stated above, these almost unpredictable shifts in position may cause problems if the goal is to hit the terminal areas of the chip or the chip unit, too, with the wire in order to establish an electrically conductive connection.
As a consequence, the wire then is not drawn over the terminal area concerned of the chip or chip module at all, or only with an insufficient degree of covering. Thus, a faulty bonding between the wire and the terminal area of the chip or chip module may possibly occur in the second station.
In view of all this, it is the object of the invention to provide a laying method, wherein the laying of the wire onto the substrate can proceed independently from the connection of the wire with the chip module and which allows the compensation particularly of such tolerances as may occur by unintended relative movement between the card substrate and the chip module.
This object is solved with the features of the charactering portion of Claim 1. Two phases are provided according to embodiments of the invention. In the first phase, which serves the purpose of laying the wire onto the substrate, at least one of the end portions of the wire conductor provided for later bonding with the chip module is attached to the substrate while a loop is formed. The loop thus formed is gripped in a second phase, which serves the purpose of bonding the wire conductor with the chip module. After gripping, the end portion of the wire conductor is bonded with a bonding surface of the chip module and permanently connected with it in an electrically conductive manner. The portion of the wire conductor lying between a free end of the wire conductor that is created by the separation of the wire conductor from the wire supply, and the actual coil is considered to be the end portion—regardless of whether it is the beginning or the end of the wire conductor with respect to the production sequence. The term loop here defines a portion of the wire conductor, which lies between two portions of the wire conductor attached to the substrate, which, however, is not itself attached to the substrate and is more than only insubstantially longer than the shortest connecting line between the two sections of wire conductor attached to the substrate. Namely such that the loop-forming section has a clear curvature or clear deviation from the straight line. It is thus made possible that at least a partial portion of the loop-forming portion can be displaced more than only insubstantially relative to the substrate so as to subsequently bring the partial portion concerned into alignment with the terminal area of the chip module. As a rule, the loop will protrude from the substrate surface in order to be capable of being gripped by a gripping organ of whatever kind without that organ gliding along the substrate surface.
As a rule, the method according to the invention makes use of a camera- or sensor-based capture of the exact position of the terminal areas concerned of the chip module. In this manner, such deviations from position may be compensated, inter alia, which result from the chip module having shifted relative to the card substrate during transport from the wire laying station to the bonding station.
The term chip module used in the claim preferably denotes a chip that realizes a circuit and has been brought onto a carrier substrate. The chip is located under a protective cover (“glop top”) on the carrier substrate. The bonding surfaces of the chip are connected in an electrically conductive manner with the bonding surfaces, which in part are exposed towards the outside, by means of thin wires that run inside of the protective cover. The latter bonding surfaces are connected with the wire conductor forming the coil.
Further advantages and optional embodiments become apparent from the following description of the exemplary embodiments of the invention.
a show different stages within the first phase in the production of the embodiment shown in
a to e show by enlarged views or cross sectional views of a wire connecting head, how it grips the wire conductor, guides it towards the terminal area of the chip and presses it against the terminal area in order to then connect the wire conductor with it by ultrasonic bonding.
The transponder unit T shown in
The transponder unit T comprises of a substrate 1 which in itself is usually manufactured from a suitable plastic. The substrate is equipped with a miniaturized electronic circuit in the form of a chip module 5. This is usually done by a window being punched into the substrate and the chip module being inserted into the window—only loosely, at first. The actual, really firm connection between the chip module and the substrate is done at the end, when cover layers are laminated onto the substrate and the chip module.
A wire conductor, which most of the time consists of copper, is laid onto the substrate, here in the form of a partial embedding of the wire conductor into the substrate. This embedding is preferably carried out by means of ultrasound, e.g. in the manner described in the German application 44 10 732 A1. As far as the disclosure of said application relates to the laying of the wire conductor on the substrate, the contents of the '732 application are hereby incorporated herein by reference. Alternatively, other wire laying techniques such as welding and/or gluing of the wire conductor to the substrate 1 can be used for carrying out the method according to the invention.
As can best be seen from
In a finished transponder unit as is shown in
The finished transponder unit T shown by
In the first phase, the wire conductor was completely laid onto the substrate 1. In the second phase, the completely laid wire conductor is connected with the terminal areas 6 of the chip.
The details of said first phase are illustrated by the
The prepared substrate 1 which is already combined with the chip 5 is inserted in an exactly defined position into the wire laying station of a production line consisting of several subsequently arranged different processing stations.
First, the outer part 8 of the first end portion 4 of the wire conductor is attached on the hitherto virgin substrate 1 by means of a suitable wire laying head 11, i.e., it is at least loosely tacked onto the substrate 1, or even finally connected with it (
Then the wire laying head 11, which continues to move, is lifted off the substrate 1 and subsequently positioned against the substrate 1 again. Thus, the wire connector forms the loop 9, which at first is approximately U-shaped, at the first end portion of the wire conductor (
In the process, during the above described “lifting-off phase” the wire laying head is moved in such a manner for forming the actual loop 9 (e.g., in the direction of the black arrow drawn in
As a whole, the described method leads to the loop 9, which at first is approximately U-shaped, being formed at the first end portion of the wire conductor (
Subsequent to said inner part 10, the wire laying head 11 lays the wire conductor on the substrate 1 in the form of a coil 3. The way of proceeding just described for the first end portion 4 of the wire conductor is repeated analogously at the second end portion of the wire conductor. Thus, after completion of the first phase, i.e. after completion of the laying of the wire, the work piece (i.e., the unfinished transponder unit) has the structure shown by
In order to achieve the fastest possible production speed, the work piece is now transferred from the wire laying station to the wire connecting station, that is, it is transported further along the production line. At the same time, the wire laying station is again loaded with a new virgin substrate 1. Laying and connecting the wire is thus carried out synchronously on two successive substrates or sets of substrates.
The wire connecting station is provided with a digital image processing system (not illustrated in the drawing). The image processing system captures the current position of at least the chip module 5. This can be recognized automatically rather precisely since the chip module 5 has a simple contour that can be easily captured by a digital image processing system. With regard to the current position of the loops 9, in contrast, a fraction of a millimeter is often not of importance since the grippers 19a, 19b, which have to be described in more detail shortly, carry out a relatively large opening and closing movement, anyway, and in the process grip (“collect”) the loops 9 rather reliably even if the current position of the loop is not known with 100 percent accuracy. With the help of this image processing system, a specially formed set of grippers consisting of a gripper 19a, hereinafter referred to gripper HI, which has a strong clamping force, and a gripper 19b, hereinafter referred to gripper LO, which has a low clamping force (
The clamping force, of the gripper LO has been selected such that it is just low enough that, when tension in the direction of its longitudinal direction occurs, the wire conductor first begins to slip through between the clamping jaws of the gripper LO before it is torn off in any place. In contrast, the clamping force of the gripper HI, as a rule, is selected such that the two clamping jaws of the gripper hold the wire conductor between each other such that no slipping through of the wire conductor can occur, or at least no slipping through worth mentioning.
As soon as the set of grippers 19a, 19b has gripped the loop concerned securely, the respective gripper LO, by the movement in the direction of one or both of the arrows Wx, Wy, (and possibly also in the vertical direction), is moved into a position in which the wire conductor formerly forming the loop 9 has been pulled straight, and in which it lies over the terminal area 6 of the chip module intended for it, when seen along the vertical direction. In order to accomplish this, the respective gripper HI is also moved, if necessary, in particular in the direction of the arrow Wy.
The result of this additional process step looks as shown by
Two effects can be used for the “pulling straight” of loop 9 that was already mentioned. If one compares
Secondarily, or superposed on this, the grippers HI and LO can additionally also be driven apart in the direction of the arrow Wx in order to pull straight the section of the loop located between them.
Here, another sensible option is to provide a sharp tearing edge or corner on the corner of the clamping jaw of the gripper LO over which the wire conductor is guided, which specifically causes the wire conductor to tear off as soon as the wire conductor is pulled taut over this tearing edge or corner (not especially shown in the drawing).
As soon as the wire conductor is positioned over the terminal area 6 of the chip module 5 allocated to it, in the way illustrated in
The grippers now let go of the wire conductor and are retracted, as is the wire connecting head 12. The chip cards which are now finished at this station are conveyed onward, new chip cards follow. The cycle can begin anew.
The process step for connecting the wire conductor with the terminal areas of the chip module described up to here has proved itself to be the most favourable. However, other methods are conceivable for connecting the wire conductor, which at first protrudes from the substrate 1 in the form of a loop 9, with the terminal area 6 concerned of the chip module 5.
Such an alternative method, for example, starts with a substrate on which the wire conductor has been laid before in the manner illustrated by FIG. 11—instead, however, one could also conceive of a substrate on which the wire conductor is laid as shown in
Once again, the wire connecting station is equipped with a digital image processing system (not shown in the drawing). This works as was already described above. A specially formed wire connecting head 12 or another tool for connecting the wire conductor with the chip module is brought close to every loop 9 with the help of this image processing system (
The
The wire connecting head 12 has a section 13 that, here, is designed like a block (compare also
Since the wire conductor sucked into the centring notch 14 assumes a precisely defined position in relation to the wire connecting head 12, the wire connecting head is now brought exactly over the terminal area 6 of the chip so that the loop 9 is folded over to the side and the wire conductor located in the centring notch stands exactly above the terminal area 6 of the chip 5. Since the centring notch 14 is substantially bigger or deeper than the wire diameter in this embodiment, the wire conductor is now pressed downwards for the last part, against the terminal area 6, by the plunger 16 (through which suction is produced here at the same time, which, however, is not necessarily the case) which is guided to be vertically movable in the wire connecting head 12. Now, ultrasound is applied to the plunger whereby the wire conductor is welded to the terminal area 6.
In this way, for example, a finished transponder unit as
One advantage of the method according to embodiments of the invention becomes visible in light of what is described above (for all variants)—practically, it does not matter what the location or position tolerances are that the chip module is subject to relative to the card substrate 1 it is received by. Because the accuracy with which the wire connecting head 12 aligns the wire conductor of the loop 9 with the terminal area 6 is almost independent from the position in which the chip module 5 came to lie relative to the card substrate 1 in the processing station concerned. Because such tolerances are compensated by the free areas of the loop not attached to the substrate, which in a large range make a free movement of that area of the wire conductor possible that in the end is aligned with the terminal area.
A third exemplary embodiment of the method according to the invention is shown in
In this third embodiment, two wire guiding pins 17 are used instead of the grippers 19a, 19b described above in connection with the other embodiments, or the wire connecting heads, which are designed also for gripping the wire. They are driven more or less parallel to the substrate surface towards the interior (
In the process, the wire guiding pins 17 are driven into the interior exactly to the extent that they draw a part of the wire conductor forming the loop 9 exactly above the associated terminal area 6 of the chip 5. It must be ensured that the wire conductor is drawn taut to a sufficient degree, but not ripped off. Preferably, this is achieved by the wire conductor forming the outer part 8 of the end portion 4 not having been laid in a fixed manner on the substrate 1. Instead, it was only tacked to the substrate, namely so loosely, that this outer part 8 of the wire conductor is pulled off or stripped off the substrate for a bit, while the part of the wire conductor forming the loop 9 is drawn in the above described manner over the terminal area 6 of the chip 5 by the wire guiding pin concerned, compare FIG. 16—reference numeral 18 there denotes the distance by which the outer part 8 of the wire conductor was stripped off the substrate again.
As an alternative to said re-stripping of the wire conductor, it is possible to firmly connect the wire conductor to the substrate everywhere, and to manufacture the position and length of the loops 9 to be so exact when laying the wire that the wire correctly lies on the terminal areas by itself, and is not drawn to taut, when the wire guiding pins are driven into the interior by a certain firmly set distance.
In any case, finally a wire conducting head not drawn in
It applies to all embodiments that the processing steps described can of course be carried out in practice not only on a single substrate—rather, each of the processing stations consists of 8 to 20 handling systems working in parallel, each of which process a substrate synchronously.
Of course, not only transponder units for ID cards and passports can be manufactured with the method according to the invention, but also transponder units for almost any other purpose, such as access control cards, retail security systems, material flow control systems, etc.
| Number | Date | Country | Kind |
|---|---|---|---|
| 07018301 | Sep 2007 | EP | regional |
| Number | Name | Date | Kind |
|---|---|---|---|
| 3116889 | Lasch, Jr. et al. | Jan 1964 | A |
| 3384283 | Mims | May 1968 | A |
| 3674602 | Keogh et al. | Jul 1972 | A |
| 3674914 | Burr | Jul 1972 | A |
| 3917148 | Runyon | Nov 1975 | A |
| 4437603 | Kobayashi et al. | Mar 1984 | A |
| 4450623 | Burr | May 1984 | A |
| 4641773 | Morino et al. | Feb 1987 | A |
| 4642321 | Schoenberg et al. | Feb 1987 | A |
| 4693778 | Swiggett et al. | Sep 1987 | A |
| 4711026 | Swiggett et al. | Dec 1987 | A |
| 4791285 | Ohki | Dec 1988 | A |
| 4861533 | Bertin et al. | Aug 1989 | A |
| 4912143 | Ahn et al. | Mar 1990 | A |
| 5008619 | Keogh et al. | Apr 1991 | A |
| 5041826 | Milheiser | Aug 1991 | A |
| 5094907 | Yamamura et al. | Mar 1992 | A |
| 5186776 | Boyce et al. | Feb 1993 | A |
| 5201453 | Amador et al. | Apr 1993 | A |
| 5281855 | Hadden et al. | Jan 1994 | A |
| 5288008 | Haji et al. | Feb 1994 | A |
| 5294290 | Reeb | Mar 1994 | A |
| 5365657 | Brown et al. | Nov 1994 | A |
| 5377894 | Mizoguchi et al. | Jan 1995 | A |
| 5393001 | Gustafson | Feb 1995 | A |
| 5531390 | Gustafson | Jul 1996 | A |
| 5535043 | La Fiandra et al. | Jul 1996 | A |
| 5606488 | Gustafson | Feb 1997 | A |
| 5649352 | Gustafson | Jul 1997 | A |
| 5770807 | Finn et al. | Jun 1998 | A |
| 5773812 | Kreft | Jun 1998 | A |
| 5809633 | Mundigl et al. | Sep 1998 | A |
| 6008993 | Kreft | Dec 1999 | A |
| 6023837 | Finn | Feb 2000 | A |
| 6055720 | Finn et al. | May 2000 | A |
| 6067235 | Finn et al. | May 2000 | A |
| 6088230 | Finn et al. | Jul 2000 | A |
| 6095423 | Houdeau et al. | Aug 2000 | A |
| 6102275 | Hill et al. | Aug 2000 | A |
| 6142381 | Finn et al. | Nov 2000 | A |
| 6152348 | Finn et al. | Nov 2000 | A |
| 6173879 | Chiba | Jan 2001 | B1 |
| 6190942 | Wilm et al. | Feb 2001 | B1 |
| 6233818 | Finn et al. | May 2001 | B1 |
| 6288443 | Finn et al. | Sep 2001 | B1 |
| 6295720 | Finn et al. | Oct 2001 | B1 |
| 6310778 | Finn et al. | Oct 2001 | B1 |
| 6313566 | Cunningham et al. | Nov 2001 | B1 |
| 6351525 | Rodriguez | Feb 2002 | B1 |
| 6471878 | Greene et al. | Oct 2002 | B1 |
| 6491202 | Kyomasu et al. | Dec 2002 | B1 |
| 6521829 | Matsumura et al. | Feb 2003 | B2 |
| 6604686 | Taban | Aug 2003 | B1 |
| 6619530 | Ushiki et al. | Sep 2003 | B2 |
| 6626364 | Taban | Sep 2003 | B2 |
| 6628240 | Amadeo | Sep 2003 | B2 |
| 6662430 | Brady et al. | Dec 2003 | B2 |
| 6698089 | Finn et al. | Mar 2004 | B2 |
| 6779348 | Taban | Aug 2004 | B2 |
| 6810580 | Yamaguchi et al. | Nov 2004 | B2 |
| 6870497 | Kondo et al. | Mar 2005 | B2 |
| 7032311 | Razon | Apr 2006 | B2 |
| 7059535 | Rietzler | Jun 2006 | B2 |
| 7105915 | Finn et al. | Sep 2006 | B1 |
| 7229022 | Rietzler | Jun 2007 | B2 |
| 7546671 | Finn | Jun 2009 | B2 |
| 20020020903 | Kreft et al. | Feb 2002 | A1 |
| 20020060239 | Or et al. | May 2002 | A1 |
| 20030000070 | Lee et al. | Jan 2003 | A1 |
| 20030024103 | Kiguchi et al. | Feb 2003 | A1 |
| 20030207499 | DiStefano et al. | Nov 2003 | A1 |
| 20040206799 | Wong | Oct 2004 | A1 |
| 20060071084 | Detig et al. | Apr 2006 | A1 |
| 20060208066 | Finn et al. | Sep 2006 | A1 |
| 20080072423 | Finn et al. | Mar 2008 | A1 |
| 20080073800 | Finn | Mar 2008 | A1 |
| 20080150817 | Carre et al. | Jun 2008 | A1 |
| 20080155822 | Finn | Jul 2008 | A1 |
| 20080179404 | Finn | Jul 2008 | A1 |
| 20080183640 | Shalen | Jul 2008 | A1 |
| 20080283615 | Finn | Nov 2008 | A1 |
| 20090033585 | Lang | Feb 2009 | A1 |
| 20100141453 | Finn | Jun 2010 | A1 |
| Number | Date | Country |
|---|---|---|
| 720773 | Jun 2000 | AU |
| 2348461 | May 2000 | CA |
| 2555034 | Sep 2005 | CA |
| 1210602 | Mar 1999 | CN |
| 2111396 | Sep 1971 | DE |
| 3247344 | Jul 1983 | DE |
| 3622246 | Jan 1987 | DE |
| 3624630 | Feb 1987 | DE |
| 3805584 | Aug 1989 | DE |
| 3937988 | May 1990 | DE |
| 4205084 | Sep 1993 | DE |
| 4325334 | Dec 1994 | DE |
| 4329708 | Mar 1995 | DE |
| 4332055 | Mar 1995 | DE |
| 4408124 | Sep 1995 | DE |
| 4410732 | Oct 1995 | DE |
| 4417625 | Nov 1995 | DE |
| 4431605 | Mar 1996 | DE |
| 4446289 | Jun 1996 | DE |
| 19509999 | Sep 1996 | DE |
| 19525933 | Jan 1997 | DE |
| 19534480 | Mar 1997 | DE |
| 19604840 | Mar 1997 | DE |
| 19541039 | May 1997 | DE |
| 19541996 | May 1997 | DE |
| 19619771 | Aug 1997 | DE |
| 19610507 | Sep 1997 | DE |
| 19616424 | Oct 1997 | DE |
| 19654902 | Oct 1997 | DE |
| 19620242 | Nov 1997 | DE |
| 19713634 | Nov 1997 | DE |
| 19634473 | Jan 1998 | DE |
| 19634661 | Mar 1998 | DE |
| 19646717 | May 1998 | DE |
| 19651566 | Jun 1998 | DE |
| 59503553 | Oct 1998 | DE |
| 19716912 | Nov 1998 | DE |
| 19741984 | Jun 1999 | DE |
| 19751043 | Jun 1999 | DE |
| 59602458 | Aug 1999 | DE |
| 59602495 | Aug 1999 | DE |
| 19822383 | Dec 1999 | DE |
| 59507294 | Dec 1999 | DE |
| 19850353 | Mar 2000 | DE |
| 19840220 | Apr 2000 | DE |
| 59701709 | Jun 2000 | DE |
| 19903784 | Aug 2000 | DE |
| 19920593 | Nov 2000 | DE |
| 59508993 | Mar 2001 | DE |
| 19946254 | Apr 2001 | DE |
| 19934789 | May 2001 | DE |
| 10009456 | Sep 2001 | DE |
| 59607684 | Oct 2001 | DE |
| 59707230 | Jun 2002 | DE |
| 59610675 | Sep 2003 | DE |
| 59711861 | Sep 2004 | DE |
| 102004010013 | Sep 2004 | DE |
| 102004011929 | Sep 2005 | DE |
| 202005016382 | Feb 2006 | DE |
| 102004043747 | Mar 2006 | DE |
| 102004045896 | Mar 2006 | DE |
| 0133820 | Mar 1985 | EP |
| 0212238 | Mar 1987 | EP |
| 0217019 | Apr 1987 | EP |
| 0227002 | Jul 1987 | EP |
| 0276928 | Aug 1988 | EP |
| 0481776 | Apr 1992 | EP |
| 0593966 | Apr 1994 | EP |
| 0692770 | Jan 1996 | EP |
| 0753180 | Jan 1997 | EP |
| 0759830 | Mar 1997 | EP |
| 0804799 | Nov 1997 | EP |
| 0815475 | Jan 1998 | EP |
| 0839360 | May 1998 | EP |
| 0852040 | Jul 1998 | EP |
| 0859681 | Aug 1998 | EP |
| 0880754 | Dec 1998 | EP |
| 0922289 | Jun 1999 | EP |
| 0944922 | Sep 1999 | EP |
| 0976099 | Feb 2000 | EP |
| 1125248 | Aug 2001 | EP |
| 1177579 | Feb 2002 | EP |
| 1352557 | May 1974 | GB |
| 1593235 | Jul 1981 | GB |
| 2180175 | Mar 1987 | GB |
| 2180408 | Mar 1987 | GB |
| 062008313 | Jan 1987 | JP |
| 1264234 | Oct 1989 | JP |
| 06351194 | Dec 1994 | JP |
| 9507727 | Aug 1997 | JP |
| 9510834 | Oct 1997 | JP |
| 11-034560 | Feb 1999 | JP |
| 11502334 | Feb 1999 | JP |
| 11-328346 | Nov 1999 | JP |
| 11514933 | Dec 1999 | JP |
| 11515120 | Dec 1999 | JP |
| 2000-502477 | Feb 2000 | JP |
| 2000-148949 | May 2000 | JP |
| 2003-303325 | Oct 2003 | JP |
| 2005-136901 | May 2005 | JP |
| WO 9116718 | Oct 1991 | WO |
| WO 9320537 | Oct 1993 | WO |
| WO 9428562 | Dec 1994 | WO |
| 9503685 | Feb 1995 | WO |
| WO 9526538 | Oct 1995 | WO |
| WO 9532073 | Nov 1995 | WO |
| WO 9607984 | Mar 1996 | WO |
| WO 9613793 | May 1996 | WO |
| WO 9622608 | Jul 1996 | WO |
| WO 9629618 | Sep 1996 | WO |
| WO 9704415 | Feb 1997 | WO |
| WO 9711437 | Mar 1997 | WO |
| WO 9717191 | May 1997 | WO |
| WO 9730418 | Aug 1997 | WO |
| WO 9735273 | Sep 1997 | WO |
| WO 9802848 | Jan 1998 | WO |
| WO 9809305 | Mar 1998 | WO |
| WO 9826453 | Jun 1998 | WO |
| WO 0026855 | May 2000 | WO |
| WO 0068994 | Nov 2000 | WO |
| WO 0108089 | Feb 2001 | WO |
| WO 02077918 | Oct 2002 | WO |
| 2004006178 | Jan 2004 | WO |
| Entry |
|---|
| AIT, Coil Manufacturing Technology, Sep. 1995, 6 pages. |
| AIT, CoilPro Wiring Systems, CoilPro 2000, date unknown, 1 page. |
| AIT, Embedded Wire Technology, date unknown, 1 page. |
| AIT, RFID Embedded Wire Technology, date unknown, 1 page. |
| International Search Report for International (PCT) Application No. PCT/IB2007/004658, mailed Mar. 4, 2009. |
| Written Opinion for International (PCT) Application No. PCT/IB2007/004658, mailed Mar. 4, 2009. |
| International Preliminary Report on Patentability for International (PCT) Application No. PCT/IB2007/004658, mailed Apr. 9, 2009. |
| International Search Report for International (PCT) Patent Application No. PCT/IB2007/004589, mailed Nov. 28, 2008. |
| Written Opinion for International (PCT) Patent Application No. PCT/IB2007/004589, mailed Nov. 28, 2008. |
| International Preliminary Report on Patentability for International (PCT) Patent Application No. PCT/IB2007/004589, mailed Apr. 9, 2009. |
| Official Action for European Patent Application No. 07875200.3, dated Nov. 2, 2009. |
| Official Action for European Patent Application No. 07875200.3, dated Oct. 29, 2010. |
| Official Action for European Patent Application No. 07872847.4, dated Oct. 29, 2010. |
| Official Action (Restriction Requirement) for U.S. Appl. No. 11/860,162, mailed Jun. 4, 2010. |
| Official Action for U.S. Appl. No. 11/860,210, mailed Sep. 23, 2010. |
| Notice of Allowance for U.S. Appl. No. 11/860,210, mailed Mar. 3, 2011. |
| Official Action (Restriction Requirement) for U.S. Appl. No. 11/860,210, mailed Dec. 9, 2010. |
| Restriction Requirement for U.S. Appl. No. 11/860,210, mailed Mar. 14, 2011. |
| Official Action for U.S. Appl. No. 11/860,210, mailed May 25, 2011. |
| Official Action for European Patent Application No. 07875200.3, dated May 16, 2011. |
| Official Action for Australia Patent Application No. 2007349611, dated Jul. 25, 2011 2 pages. |
| English translation of Official Action for China Patent Application No. 200780040534.5, issued Jul. 26, 2011 3 pages. |
| English Translation of Official Action for China Patent Application No. 200780041337.5, dated Aug. 31, 2011 3 pages. |
| English Translation of Official Action for Japan Patent Application No. 2009-529801, drafted Sep. 9, 2011 3 pages. |
| Official Action for European Patent Application No. 07872847.4, dated Sep. 15, 2011 4 pages. |
| Examiner's Answer to Appeal Brief for U.S. Appl. No. 11/718,512, mailed Oct. 17, 2011 11 pages. |
| European Search Report and Written Opinion, Reference No. E87054 EP (GS/, Application No. 07018301.7, Aug. 2, 2008; 6 pgs. |
| Communication of a Notice of Opposition for European Patent Application No. 07820048.2, dated Oct. 17, 2011, 22 pages. |
| Communication of Notices of Opposition (R. 79(1) EPC) for European Patent Application No. 07820048.2, dated Nov. 24, 2011, 1 page. |
| Notice of Acceptance for Australia Patent Application No. 2007349611, dated Jan. 25, 2012 3 pages. |
| Official Action for U.S. Appl. No. 11/860,210, mailed Dec. 7, 2011. |
| Official Action with English Translation for Japan Patent Application No. 2009-530971, mailed Sep. 4, 2012 4 pages. |
| Notice of Allowance for Japan Patent Application No. 2009-530971, dated Dec. 4, 2012 3 pages. |
| Notice of Allowance with English Translation for China Patent Application No. 200780041337.5, dated Sep. 27, 2012 4 pages. |
| Official Action with English translation for China Patent Application No. 200780041337.5, dated May 2, 2012 13 pages. |
| Official Action with English Translation for China Patent Application No. 200780040534.5, dated May 2, 2012 8 pages. |
| Notice of Allowance for U.S. Appl. No. 11/860,210, mailed Jul. 9, 2012 9 pages. |
| Official Action with English translation for China Patent Application No. 200780040534.5, dated Nov. 28, 2012, 8 pages. |
| Number | Date | Country | |
|---|---|---|---|
| 20090100667 A1 | Apr 2009 | US |