Patent Application
20200111704
The present disclosure generally relates to the fabrication of integrated circuits, and, more particularly, to various methods of forming stress liners using atomic layer deposition to form gapfill seams.
In modern integrated circuits, such as microprocessors, storage devices and the like, a very large number of circuit elements are provided and operated on a restricted chip area. FETs come in a variety of different configurations, e.g., planar devices, FinFET devices, nanowire devices, etc. To improve the operating speed of FETs, and to increase the density of FETs on an integrated circuit device, device designers have greatly reduced the physical size of FETs over the years, particularly the channel length of transistor devices. As a result of the reduced dimensions of the transistor devices, the operating speed of the circuit components has been increased with every new device generation, and the “packing density,” i.e., the number of transistor devices per unit area, in such products has also increased during that time.
The operating speed of FETs is also affected by the dielectric materials employed to separate the various elements of the FET. A material layer having a specified intrinsic stress may be formed above the FETs so as to thereby enhance the performance thereof. For example, compressively strained materials have been found to increase hole-mobility in P-type devices, and tensile strained materials have been found to increase electron mobility in N-type devices.
Due to the aggressive scaling employed in advanced devices, it is difficult to form strained materials between adjacent gate structures without forming voids. When contacts are subsequently formed to contact the source/drain regions of the device between the gate structures, material from the contacts may extend through the voids and cause short circuits to form between adjacent devices.
The present disclosure is directed to various methods of forming stress liners using atomic layer deposition to form gapfill seams that may avoid, or at least reduce, the effects of one or more of the problems identified above. The following presents a simplified summary of the disclosure to provide a basic understanding of some aspects of the embodiments. This summary is not an exhaustive overview of the embodiments. It is not intended to identify key or critical elements of the embodiments or to delineate the scope of the embodiments. Its sole purpose is to present some concepts in a simplified form as a prelude to the more detailed description that is discussed later.
One illustrative method disclosed includes, among other things, forming a plurality of gate structures above a semiconductor substrate, wherein a plurality of cavities are defined between adjacent gate structures, and performing a first atomic layer deposition process to form a first stressed dielectric layer in the plurality of cavities and define a first seam in each cavity of the plurality of cavities, each first seam having a height greater than a height of the adjacent gate structures.
Another illustrative method disclosed includes, among other things, forming a plurality of gate structures above a semiconductor substrate, wherein a plurality of cavities are defined between adjacent gate structures, performing a first atomic layer deposition process to form a first stressed dielectric layer in a first subset of the plurality of cavities and define a first seam in each cavity of the first subset, each first seam having a first height greater than a height of the adjacent gate structures, and performing a second atomic layer deposition process to form a second stressed dielectric layer in a second subset of the plurality of cavities and define a second seam in each cavity of the second subset, each second seam having a second height greater than the height of the adjacent gate structures, wherein the first stressed dielectric layer comprises a first stress, and the second stressed dielectric layer comprises a second stress different than the first stress.
The disclosure may be understood by reference to the following description taken in conjunction with the accompanying drawings, in which like reference numerals identify like elements, and in which:
While the subject matter disclosed herein is susceptible to various modifications and alternative forms, specific embodiments thereof have been shown by way of example in the drawings and are herein described in detail. It should be understood, however, that the description herein of specific embodiments is not intended to limit the embodiments to the particular forms disclosed, but on the contrary, the intention is to cover all modifications, equivalents, and alternatives falling within the spirit and scope of the embodiments as defined by the appended claims.
Various illustrative embodiments of the embodiments are described below. In the interest of clarity, not all features of an actual implementation are described in this specification. It will of course be appreciated that in the development of any such actual embodiment, numerous implementation-specific decisions must be made to achieve the developers' specific goals, such as compliance with system-related and business-related constraints, which will vary from one implementation to another. Moreover, it will be appreciated that such a development effort might be complex and time-consuming, but would nevertheless be a routine undertaking for those of ordinary skill in the art having the benefit of this disclosure.
The present subject matter will now be described with reference to the attached figures. Various structures, systems and devices are schematically depicted in the drawings for purposes of explanation only and so as to not obscure the present disclosure with details that are well known to those skilled in the art. Nevertheless, the attached drawings are included to describe and explain illustrative examples of the present disclosure. The words and phrases used herein should be understood and interpreted to have a meaning consistent with the understanding of those words and phrases by those skilled in the relevant art. No special definition of a term or phrase, i.e., a definition that is different from the ordinary and customary meaning as understood by those skilled in the art, is intended to be implied by consistent usage of the term or phrase herein. To the extent that a term or phrase is intended to have a special meaning, i.e., a meaning other than that understood by skilled artisans, such a special definition will be expressly set forth in the specification in a definitional manner that directly and unequivocally provides the special definition for the term or phrase.
The present disclosure is directed to various methods of forming stress liners using atomic layer deposition to form gapfill seams. The methods and devices disclosed herein may be employed in manufacturing products using a variety of technologies, e.g., NMOS, PMOS, CMOS, etc., and they may be employed in manufacturing a variety of different devices, e.g., memory products, logic products, ASICs, etc. As will be appreciated by those skilled in the art after a complete reading of the present application, the embodiments disclosed herein may be employed in forming integrated circuit products using transistor devices in a variety of different configurations, e.g., planar devices, FinFET devices, nanowire devices, etc. The gate structures for such devices may be formed using either “gate first” or “replacement gate” manufacturing techniques. Thus, the presently disclosed embodiments should not be considered to be limited to any particular form of transistors or the manner in which the gate structures of the transistor devices are formed. Of course, the embodiments disclosed herein should not be considered to be limited to the illustrative examples depicted and described herein. With reference to the attached figures, various illustrative embodiments of the methods and devices disclosed herein will now be described in more detail. The various layers of material described below may be formed by any of a variety of different known techniques, e.g., a chemical vapor deposition (CVD) process, an atomic layer deposition (ALD) process, a thermal growth process, spin-coating techniques, etc. Moreover, as used herein and in the attached claims, the word “adjacent” is to be given a broad interpretation and should be interpreted to cover situations where one feature actually contacts another feature or is in close proximity to that other feature.
In the illustrated embodiment, a plurality of N-type transistor devices 110N are formed in a first region 105N of the substrate 105, and a plurality of P-type transistor devices 110P are formed in a second region 105P of the substrate 105. Additionally, various doped regions, e.g., halo implant regions, well regions, source/drain regions, and the like, may be formed, but are not depicted in the attached drawings. The substrate 105 may have a variety of configurations, such as a silicon-on-insulator (SOI) configuration that includes a bulk silicon layer, a buried insulation layer, and an active semiconductor layer (not separately shown), wherein semiconductor devices are formed in and above the active semiconductor layer. In some embodiments, the substrate 105 may have a bulk configuration. The substrate 105 may be formed of silicon or silicon germanium or it may be made of materials other than silicon, such as germanium. Thus, the terms “substrate” or “semiconductor substrate” should be understood to cover all semiconducting materials and all forms of such materials. The substrate 105 may have different layers.
A plurality of active regions 115 were defined in the substrate 105. The active regions are separated by an isolation structure 120 (e.g., shallow trench isolation (STI) structure). In embodiments employing an SOI substrate 105, the active regions 115 may be fully depleted SOI (FDSOI) regions. A plurality of gate structures 125 were positioned above the active regions 115. Source/drain regions (not shown) of the product 100 were formed in the active regions adjacent the gate structures 125 (e.g., by implantation and/or epitaxial growth). Sidewall spacers 130 are positioned on sidewalls of the gate structures 125 and dielectric cap layers 135 are positioned above the gate structures 125. The sidewall spacers 130 and the cap layers 135 may include a variety of different materials, such as silicon nitride, SiNC, SiN, SiCO, SiNOC, etc. In one illustrative embodiment, the sidewall spacers 130 and the cap layers 135 may be made of the same material. Additional regions (not shown) may be provided where the pitch of the gate structures may vary (e.g., increased pitch regions).
In some embodiments, the gate structures 125 may be manufactured using a gate first or replacement gate manufacturing technique. In general, the gate structures 125 include a gate insulation layer (e.g., silicon dioxide or a high-k dielectric, such as hafnium dioxide) and a conductive gate electrode (e.g., which may include multiple layers, such as a barrier layer, a work function material layer, a conductive fill layer, etc.) (not separately shown). Epitaxially-grown (epi) semiconductor material or silicon alloys may be formed in the source/drain regions by recessing the source/drain regions and filling the recesses with epi (e.g., silicon germanium in the P-type region 110P, silicon phosphorous or silicon carbon in the N-type region 110N). Implantation processes may also be used to introduce dopants into the source/drain regions. During the formation of the various elements of the product 100, erosion of the isolation structure 120 may occur between the gate structures 125, as illustrated in
Again, a thickness 160T of the second stressed dielectric layer 160 is selected to be greater than one half the gapfill width 145W of the cavities 145, such that the conformal portions of the second stressed dielectric layer 160 disposed on vertical surfaces of the sidewall spacers 130 merge, defining seams 165. Generally, the seams 165 have a height greater than a height of the gate structures 125. In some embodiments, the seams 160 have a height greater than a combined height of the gate structures 125 and the cap layers 135.
In some embodiments, the second stressed dielectric layer 160 may be left in place over the first stressed dielectric layer 140 without deleteriously affecting the strain induced by the first stressed dielectric layer 140 due to the increased distance from the transistors 110N.
Further processing may be completed to complete fabrication of the product 100. Source drain contacts 175 (shown in
The particular embodiments disclosed above are illustrative only, as the embodiments may be modified and practiced in different but equivalent manners apparent to those skilled in the art having the benefit of the teachings herein. For example, the process steps set forth above may be performed in a different order. Furthermore, no limitations are intended to the details of construction or design herein shown, other than as described in the claims below. It is therefore evident that the particular embodiments disclosed above may be altered or modified and all such variations are considered within the scope and spirit of the embodiments. Note that the use of terms, such as “first,” “second,” “third” or “fourth” to describe various processes or structures in this specification and in the attached claims is only used as a shorthand reference to such steps/structures and does not necessarily imply that such steps/structures are performed/formed in that ordered sequence. Of course, depending upon the exact claim language, an ordered sequence of such processes may or may not be required. Accordingly, the protection sought herein is as set forth in the claims below.
