The present application claims priority to Chinese Patent Application No. 202010474083.3, titled “PIXEL DRIVING CIRCUIT AND DRIVING METHOD THEREOF, DISPLAY PANEL AND DISPLAY DEVICE”, filed on May 29, 2020 with the China National Intellectual Property Administration, which is incorporated herein by reference in its entirety.
The present disclosure relates to the field of display technology, and in particular to a pixel driving circuit and a driving method thereof, a display panel and a display device.
With the improvement of display technology, requirements on display devices are increasing. In various display technologies, self-luminous display devices have been widely used in various electronic devices including electronic products such as computers and mobile phones due to the advantages such as self-luminous, light and thin, low power consumption, high contrast, high color gamut, and flexible display. In a conventional self-luminous display device, the self-luminous element is generally an organic light emitting diode (OLED), a quantum dot light emitting diode (QLED), a micro light emitting diode (Micro LED), or the like. In practice, the light emitting element is generally driven by a pixel driving circuit to emit light to display a screen. However, the conventional pixel driving circuit has poor stability, which affects the driving effect of the pixel driving circuit on the light emitting element.
In view of this, a pixel driving circuit and a driving method thereof, a display panel and a display device are provided according to the present disclosure.
The pixel driving circuit includes: a pulse width modulation device, an amplitude modulation device, a first light emitting control device, a second light emitting control device, a drive transistor, and a light emitting element. The pulse width modulation device is configured to output a pulse width setting signal to a first terminal of the first light emitting control device. The pulse width setting signal includes a floating signal and a turn-off signal which are sequentially outputted. The amplitude modulation device is configured to output an amplitude setting signal to a gate of the drive transistor. The drive transistor is configured to output a driving current in response to a signal to the gate of the drive transistor and a signal to a first terminal of the drive transistor. The first light emitting control device is configured to control the pulse width setting signal to be transmitted to the gate of the drive transistor to control light emitting duration of the light emitting element. The second light emitting control device is configured to control, in a case that the first light emitting control device controls the floating signal to be transmitted to the gate of the drive transistor for a first predetermined time period, the driving current to be transmitted to the light emitting element. The light emitting element is configured to emit light based on the driving current.
The driving method is applied to a pixel driving circuit. The pixel driving circuit includes: a pulse width modulation device, an amplitude modulation device, a first light emitting control device, a second light emitting control device, a drive transistor, and a light emitting element. The driving method includes:
during a signal generation period, outputting, by the pulse width modulation device, a floating signal to a first terminal of the first light emitting control device, and outputting, by the amplitude modulation device, an amplitude setting signal to a gate of the drive transistor;
during a control processing period, controlling, by the first light emitting control device, the floating signal to be transmitted to the gate of the drive transistor for a first predetermined time period;
during a light emitting control period, outputting, by the drive transistor, a driving current in response to a signal to the gate of the drive transistor and a signal to a first terminal of the drive transistor, controlling, by the second light emitting control device, the driving current to be transmitted to the light emitting element, and emitting light by the light emitting element based on the driving current; and
during a light emitting turn-off period, outputting, by the pulse width modulation device, a turn-off signal to a first terminal of the first light emitting control device, and controlling, by the first light emitting control device, the turn-off signal to be transmitted to the gate of the drive transistor.
The display panel includes a pixel driving circuit. The pixel driving circuit includes: a pulse width modulation device, an amplitude modulation device, a first light emitting control device, a second light emitting control device, a drive transistor, and a light emitting element. The pulse width modulation device is configured to output a pulse width setting signal to a first terminal of the first light emitting control device. The pulse width setting signal includes a floating signal and a turn-off signal which are sequentially outputted. The amplitude modulation device is configured to output an amplitude setting signal to a gate of the drive transistor. The drive transistor is configured to output a driving current in response to a signal to the gate of the drive transistor and a signal to a first terminal of the drive transistor. The first light emitting control device is configured to control the pulse width setting signal to be transmitted to the gate of the drive transistor to control light emitting duration of the light emitting element. The second light emitting control device is configured to control, in a case that the first light emitting control device controls the floating signal to be transmitted to the gate of the drive transistor for a first predetermined time period, the driving current to be transmitted to the light emitting element. The light emitting element is configured to emit light based on the driving current.
The display device includes the above display panel.
According to the present disclosure, a pixel driving circuit and a driving method thereof, a display panel and a display device are provided. The pixel driving circuit includes: a pulse width modulation device, an amplitude modulation device, a first light emitting control device, a second light emitting control device, a drive transistor, and a light emitting element. During the control processing period, the first light emitting control device controls the floating signal to be transmitted to the gate of the drive transistor for the first predetermined time period. Then, during the light emitting control period, the drive transistor outputs a driving current in response to the signal to the gate of the drive transistor and the signal to the first terminal of the drive transistor, the second light emitting control device controls the driving current to be transmitted to the light emitting element, and the light emitting element emits light based on the driving current.
It can be seen that the second light emitting control device according to the present disclosure is configured to control, in a case that the first light emitting control device controls the floating signal to be transmitted to the gate of the drive transistor for the first predetermined time period, the driving current to be transmitted to the light emitting element, and the light emitting element can emit light. In this way, the light emitting element can be driven to emit light after a fluctuation period of voltage of the gate of the drive transistor during which the floating signal is initially inputted to the gate of the drive transistor is passed, improving the stability of the pixel driving circuit in driving the light emitting element, thus ensuring an excellent driving effect of the pixel driving circuit on the light emitting element.
The drawings to be used in the description of the embodiments are described briefly as follows. It is apparent that the drawings in the following description only illustrate some embodiments of the present disclosure.
Embodiments of the present disclosure are described clearly and completely in conjunction with the drawings hereinafter. It is apparent that the described embodiments are only a few rather than all of the embodiments according to the present disclosure.
As described in the background part, in practice, the light emitting element is generally driven by a pixel driving circuit to emit light to display a screen. However, the conventional pixel driving circuit has poor stability, which affects the driving effect of pixel driving circuit on the light emitting element.
Therefore, a pixel driving circuit and a driving method thereof, a display panel and a display device are provided according to the embodiments of the present disclosure to effectively solve the problems in the conventional technology, and the stability of the pixel driving circuit in driving the light emitting element is improved, ensuring an excellent driving effect of the pixel driving circuit on the light emitting element.
Embodiments are provided according to the present disclosure, which are described in detail with reference to
Reference is made to
The pulse width modulation device 100 is configured to output a pulse width setting signal to a first terminal of the first light emitting control device 300. The pulse width setting signal includes a floating signal and a turn-off signal which are sequentially outputted.
The amplitude modulation device 200 is configured to output an amplitude setting signal to a gate of the drive transistor T0.
The drive transistor T0 is configured to output a driving current in response to a signal to the gate of the drive transistor T0 and a signal to a first terminal of the drive transistor T0.
The first light emitting control device 300 is configured to control the pulse width setting signal to be transmitted to the gate of the drive transistor T0 to control light emitting duration of the light emitting element 500.
The second light emitting control device 400 is configured to control, in a case that the first light emitting control device 300 controls the floating signal to be transmitted to the gate of the drive transistor T0 for a first predetermined time period, the driving current to be transmitted to the light emitting element 500.
The light emitting element 500 is configured to emit light based on the driving current.
Reference is made to
During the signal generation period S101, the pulse width modulation device 100 outputs the floating signal to the first terminal of the first light emitting control device 300, and the amplitude modulation device 200 outputs the amplitude setting signal to the gate of the drive transistor T0.
During the control processing period S102, the first light emitting control device 300 controls the floating signal to be transmitted to the gate of the drive transistor T0 for the first predetermined time period.
During the light emitting control period S103, the drive transistor T0 outputs a driving current in response to the signal to the gate of the drive transistor T0 and the signal to the first terminal of the drive transistor T0, the second light emitting control device 400 controls the driving current to be transmitted to the light emitting element 500, and the light emitting element 500 emits light based on the driving current.
During the light emitting turn-off period S104, the pulse width modulation device 100 outputs the turn-off signal to the first terminal of the first light emitting control device 300, and the first light emitting control device 300 controls the turn-off signal to be transmitted to the gate of the drive transistor T0.
It can be seen that the second light emitting control device 400 according to the embodiment of the present disclosure is configured to control, in a case that the first light emitting control device 300 controls the floating signal to be transmitted to the gate of the drive transistor T0 for the first predetermined time period, the driving current to be transmitted to the light emitting element 500, and the light emitting element 500 can emit light. In this way, the light emitting element 500 can be driven to emit light after a fluctuation period of a voltage of the gate of the drive transistor during which the floating signal is initially inputted to the gate of the drive transistor T0 is passed, improving the stability of the pixel driving circuit in driving the light emitting element, thus ensuring an excellent driving effect of the pixel driving circuit on the light emitting element.
It should be understood that, the drive transistor T0 according to the embodiments of the present disclosure is configured to output a driving current in response to the signal to the gate of the drive transistor T0 and the signal to the first terminal of the drive transistor T0. When the drive transistor T0 generates the driving current, the voltage of the gate of the drive transistor T0 is determined by the amplitude setting signal and the floating signal. Since the floating signal indicates a high-impedance state, the driving current may be determined depending on the amplitude setting signal, to determine the light emitting brightness of the light-emitting element 500. In addition, according to the present disclosure, when the turn-off signal is transmitted to the gate of the drive transistor T0, the drive transistor T0 is controlled to stop generating the driving current, and the light emitting element 500 stops emitting light. Therefore, in a case that the duration of the pulse width setting signal is constant, the light emitting duration of the light emitting element 500 can be controlled by setting proportions of the floating signal and the turn-off signal.
In an embodiment of the present disclosure, the first predetermined time period is greater than or equal to 0.5 microseconds. It is found that when the first light emitting control device 300 is turned on, the voltage of the gate of the drive transistor T0 fluctuates for less than 0.5 microseconds. Therefore, in a case that the first light emitting control device 300 controls the floating signal to be transmitted to the gate of the drive transistor T0 for a time period of not less than 0.5 microseconds, the second light emitting control device is turned on and controls the driving current to be transmitted to the light emitting element 500, and the light emitting element 500 can emit light. In this way, the light emitting element 500 can be driven to emit light after the fluctuation period of the voltage of the gate of the drive transistor during which the floating signal is initially inputted to the gate of the drive transistor T0 is passed, improving the stability of the pixel driving circuit in driving the light emitting element, thus ensuring an excellent driving effect of the pixel driving circuit on the light emitting element.
It should be noted that the upper limit of the first predetermined time period is not limited according to the embodiments of the present disclosure, which is determined by analyzing parameters such as the type of display device, the detail structure of the pixel driving circuit, and the type of transistors in the pixel driving circuit.
Reference is made to
Reference is made to
During the signal generation period S101, the pulse width modulation device 100 outputs the floating signal to the first terminal of the first light emitting control device 300, and the amplitude modulation device 200 outputs the amplitude setting signal to the gate of the drive transistor T0.
During the control processing period S102, the first light emitting control device 300 controls the floating signal to be transmitted to the gate of the drive transistor T0 for the first predetermined time period.
During the delay light emitting sub-period S1031, the drive transistor T0 outputs the driving current in response to the signal to the gate of the drive transistor T0 and the signal to the first terminal of the drive transistor T0, the delay control device 600 transmits the first reference voltage Vref1 to the first electrode of the light emitting element 500 within the second predetermined time period from a time when the second light emitting control device 400 controls the driving current to be transmitted to the light emitting element 500.
During the light emitting sub-period S1032, the light emitting element 500 emits light based on the driving current.
As shown in
It should be understood that in the pixel driving circuit shown in
In an embodiment of the present disclosure, the delay control device 600 may transmit the first reference voltage Vref1 to the first electrode of the light emitting element 500 during at least one of the signal generation period S101 and the control processing period S102 to reset the voltage of the first electrode of the light emitting element 500, avoiding the light emitting element 500 from emitting light under the control of a voltage remaining in the circuit, ensuring a high stability of the display device in a dark state, thus avoiding a problem of light leakage of the display device in the dark state.
In an embodiment of the present disclosure, in a case the pixel driving circuit includes a delay control device 600, the first predetermined time period and the second predetermined time period are both greater than 0, and a sum of the first predetermined time period and the second predetermined time period is greater than or equal to 0.5 microseconds. It is found that when the first light emitting control device 300 is turned on, the voltage of the gate of the drive transistor T0 may fluctuate for less than 0.5 microseconds. Therefore, in a case that the first predetermined time period and the second predetermined time period elapse, the light emitting element 500 is controlled to emit light, so that the light emitting element 500 can be driven to emit light after a fluctuation period of the voltage of the gate of the drive transistor during which the floating signal is initially inputted to the gate of the drive transistor T0 is passed, improving the stability of the pixel driving circuit in driving the light emitting element, thus ensuring an excellent driving effect of the pixel driving circuit on the light emitting element.
It should be noted that, according to the embodiments of the present disclosure, the upper limit of the sum of the first predetermined time period and the second predetermined time period, and the proportions of the first predetermined time period and the second predetermined time period in the sum are not limited, which are determined by analyzing parameters such as the type of display device, the detail structure of the pixel driving circuit, and the type of transistors in the pixel driving circuit.
Detail structure of each device in the pixel driving circuit and a driving method according to the embodiments of the present disclosure are described in conjunction with the drawings hereinafter.
Reference is made to
The first reset device 101 is configured to transmit a second reference voltage Vref2 to a first control terminal of the generation device 103 in response to a second control signal S2. A first electrode plate of the first capacitor C1 is supplied with a pulse width control voltage Sweep, and a second electrode plate of the first capacitor C1 is electrically connected to the first control terminal of the generation device 103.
The first data writing device 102 is configured to transmit a first data voltage D1 to an input terminal of the generation device 103 in response to a third control signal S3.
The turn-off device 104 is configured to transmit a turn-off signal Voff to the input terminal of the generation device 103 in response to a fourth control signal S4. The turn-off signal Voff is used for turning off the drive transistor T0 to turn the drive transistor into an off state.
The generation device 103 is configured to sequentially output the floating signal and the turn-off signal Voff based on the first data voltage D1 and a voltage of the second electrode plate of the first capacitor C1 and in response to a fifth control signal S5 inputted to a second control terminal of the generation device 103.
As shown in
The first data writing device 102 includes a third transistor T3. The first data voltage D1 is supplied to a first terminal of the third transistor T3. A second terminal of the third transistor T3 is electrically connected to the input terminal of the generation device 103. The third control signal S3 is inputted to a gate of the third transistor T3.
The turn-off device 104 includes a fourth transistor T4. The turn-off signal Voff is inputted to a first terminal of the fourth transistor T4. A second terminal of the fourth transistor T4 is electrically connected to the input terminal of the generation device 103. The fourth control signal S4 is inputted to a gate of the fourth transistor T4.
The generation device 103 includes a fifth transistor T5 and a sixth transistor T6. A first terminal of the fifth transistor T5 serves as the input terminal of the generation device 103. A second terminal of the fifth transistor T5 and a second terminal of the sixth transistor T6 are electrically connected together to serve as an output terminal of the generation device 103. A gate of the fifth transistor T5 and a first terminal of the sixth transistor T6 are electrically connected together to serve as the first control terminal of the generation device 103. A gate of the sixth transistor T6 serves as the second control terminal of the generation device 103.
It should be understood that the pulse width modulation device 100 according to the embodiment of the present disclosure is configured to output the floating signal during the signal generation period S101, the control processing period S102, and the light emitting control period S103, and to output the turn-off signal Voff during the light emitting turn-off period S104. In a case that the pulse width modulation device 100 has a structure shown in
Since the fourth capacitor C1 has a storage performance and the pulse width control voltage Sweep is set as a linearly varying voltage, the pulse width control voltage Sweep is controlled to vary following a linear voltage to control the voltage of the second electrode plate of the first capacitor C1, so that the voltage of the second electrode plate of the first capacitor C1 is controlled to maintain the fifth transistor T5 in the off state during the control processing period S102 and the light emitting control period S103. The fourth transistor T4 may be turned on at any time during the control processing period S102 and the control light emitting period S103 in response to the fourth control signal S4. In a case that the voltage of the second electrode plate of the fourth capacitor C1 is controlled to turn on the fifth transistor T5, the method proceeds to the light emitting turn-off period S104, during which the turn-off signal Voff is transmitted to the first terminal of the first light emitting control device 300 via the fourth transistor T4 and the fifth transistor T5, and is transmitted to the gate of the drive transistor T0 from the first light emitting control device 300 to control the drive transistor T0 to be turned off to stop outputting the driving current, and the light emitting element 500 is turned off. Therefore, the duration of the floating signal is determined by the pulse width control voltage Sweep and the first data voltage D1, and the light emitting duration of the light emitting element 500 can be adjusted by adjusting the pulse width control voltage Sweep and the first data voltage D1.
In an embodiment of the present disclosure, the conduction types of the second transistor T2, the third transistor T3, the fourth transistor T4, the fifth transistor T5, and the sixth transistor T6 are not limited according to the present disclosure, which may be P-type transistors or N-type transistors, as long as there transistors can be used to realize the operation process of the pulse width modulation device 100 in response to the received control signals. In a case that the fifth transistor T5 is a P-type transistor, the pulse width control voltage Sweep is a linear falling voltage; and in a case that the fifth transistor T5 is an N-type transistor, the pulse width control voltage Sweep is a linearly rising voltage.
In an embodiment of the present disclosure, in a case that the third transistor T3 and the sixth transistor T6 have the same conduction type, the third control signal S3 and the fifth control signal S5 are identical to each other, and are outputted from the same signal terminal, reducing the number of signal terminals in the pixel driving circuit, thus simplifying the wiring of the pixel driving circuit.
The structure shown in
As shown in
It should be understood that the pulse width modulation device 100 according to the embodiment of the present disclosure is configured to output the floating signal during the signal generation period S101, the control processing period S102, and the light emitting control period S103, and to output the turn-off signal Voff during the light emitting turn-off period S104. In a case that the pulse width modulation device 100 has a structure shown in
Since the fourth capacitor C4 has a storage performance and the pulse width control voltage Sweep is set as a linearly varying voltage, the pulse width control voltage Sweep is controlled to vary following a linear voltage to control the voltage of the second electrode plate of the fourth capacitor C4, so that the voltage of the second electrode plate of the fourth capacitor C4 is controlled to maintain the fifteenth transistor T15 in the off state during the control processing period S102 and the light emitting control period S103. In a case that the voltage of the second electrode plate of the fourth capacitor C4 is controlled to turn on the fifteenth transistor T15, the method proceeds to the light emitting turn-off period S104, during which the turn-off signal Voff is transmitted to the first terminal of the first light emitting control device 300 via the fifteenth transistor T15, and is transmitted to the gate of the drive transistor T0 from the first light emitting control device 300 to control the drive transistor T0 to be turned off to stop outputting the driving current, and the light emitting element 500 is turned off. Therefore, the duration of the floating signal is determined by the pulse width control voltage Sweep and the fourth data voltage D4, and the light emitting duration of the light emitting element 500 may be adjusted by adjusting the pulse width control voltage Sweep and the fourth data voltage D4.
In an embodiment of the present disclosure, the conduction types of the fourteenth transistor T14 and the fifteenth transistor T15 are not limited according to the present disclosure, which may be P-type transistors or N-type transistors, as long as these transistors can be used to realize the operation process of the pulse width modulation device 100 in response to the received control signals. In a case that the fifteenth transistor T15 is a P-type transistor, the pulse width control voltage Sweep is a linear falling voltage; and in a case that the fifteenth transistor T15 is an N-type transistor, the pulse width control voltage Sweep is a linearly rising voltage.
It should be noted that the pulse width modulation device 100 according to the embodiments of the present disclosure may have other structures in addition to the structures shown in
Reference is made to
The second reset device 201 is configured to transmit a third reference voltage Vref3 to the gate of the drive transistor T0 in response to a sixth control signal S6. A first electrode plate of the second capacitor C2 is supplied with a first voltage V1, and a second electrode plate of the second capacitor C2 is electrically connected to the gate of the drive transistor T0.
The connection device 202 is configured to electrically connect the gate of the drive transistor T0 and a second terminal of the drive transistor T0 in response to a seventh control signal S7.
The second data writing device 203 is configured to transmit a second data voltage D2 to the first terminal of the drive transistor T0 in response to an eighth control signal S8.
As shown in
The connection device 202 includes an eighth transistor T8. A first terminal of the eighth transistor T8 is electrically connected to the gate of the drive transistor T0, a second terminal of the eighth transistor T8 is electrically connected to the second terminal of the drive transistor T0. The seventh control signal S7 is inputted to the gate of the drive transistor T0.
The second data writing device 203 includes a ninth transistor T9. The second data voltage D2 is supplied to a first terminal of the ninth transistor T9, the second terminal of the ninth transistor T9 is electrically connected to the first terminal of the drive transistor T0, and the eighth control signal S8 is inputted to a gate of the ninth transistor T9.
It should be understood that the amplitude modulation device 200 according to the embodiment of the present disclosure is configured to output an amplitude setting signal to the gate of the drive transistor T0 during the signal generation period S101, the control processing period S102, and the light emitting control period S103. In a case that the amplitude modulation device 200 has a structure shown in
Since the second capacitor C2 has the storage performance, the voltage of the second electrode plate of the second capacitor C2 is maintained at the voltage of the amplitude setting signal during the control processing period S102 and the light emitting control period S103 until the turn-off signal Voff is transmitted to the gate of the drive transistor T0 during the light emitting turn-off period S104.
In an embodiment of the present disclosure, the conduction types of the seventh transistor T7, the eighth transistor T8, and the ninth transistor T9 are not limited according to the present disclosure, which may be P-type transistors or N-type transistors, as long as there transistors can be used to realize the operation process of the amplitude modulation device 200 in response to the received control signals. In a case that the eighth transistor T8 and the ninth transistor T9 have the same conduction type, the seventh control signal S7 and the eighth control signal S8 are identical to each other, and the seventh control signal S7 and the eighth control signal S8 are outputted from the same signal terminal, reducing the number of signal terminals in the pixel driving circuit, thus simplifying the wiring of the pixel driving circuit.
The structure shown in
A first electrode plate of the third capacitor C3 is supplied with a first voltage V1, and a second electrode plate of the third capacitor C3 is electrically connected to the gate of the drive transistor T0.
The third data writing device 204 is configured to transmit a third data voltage V3 to the gate of the drive transistor T0 in response to a ninth control signal S9.
As shown in
It should be understood that the amplitude modulation device 200 according to the embodiment of the present disclosure is configured to output an amplitude setting signal to the gate of the drive transistor T0 during the signal generation period S101, the control processing period S102, and the light emitting control period S103. In a case that the amplitude modulation device 200 has a structure shown in
In an embodiment of the present disclosure, the conduction type of the ninth transistor T9 is not limited according to the present disclosure, which may be a P-type transistor or an N-type transistor, as long as the transistor can be used to realize the operation process of the amplitude modulation device 200 in response to the received control signal.
It should be noted that the amplitude modulation device 200 according to the embodiments of the present disclosure may have other structures in addition to the structures shown in
As shown in
As shown in
As shown in
In an embodiment of the present disclosure, the first transistor T1 to the thirteenth transistor T13 according to the present disclosure may be oxide thin film transistors. In one embodiment, the fifth transistor T5, the sixth transistor T6, the seventh transistor T7, and the eighth transistor T8 may be oxide thin film transistors, to reduce a leakage current of the transistors to improve the performance of the pixel driving circuit.
The first transistor T1 to the thirteenth transistor T13 according to the embodiments of the present disclosure may be double-gate transistors to further improve the performance of the pixel driving circuit.
In an embodiment of the present disclosure, the pulse width modulation device shown in
Embodiments according to the present disclosure are described in detail below in conjunction with a pixel driving circuit according to an embodiment shown in
During the first sub-period S1011, the control signal S1′ is a low-level signal, and the control signals S2′, K2, S4, and K3 are all high-level signals. The second transistor T2 is turned on to transmit the second reference voltage Vref2 to the gate of the fifth transistor T5. The seventh transistor T7 is turned on to transmit the third reference voltage Vref3 to the gate of the drive transistor T0.
During the second sub-period S1012, the control signal ST is a low-level signal, and the control signals S1′, K2, S4, and K3 are all high-level signals. The third transistor T3, the fifth transistor T5 and the sixth transistor T6 are turned on to form a path from the first data voltage D1 to the fifth transistor T5 to raise the voltage of the second electrode plate of the first capacitor C1 until the voltage of the second electrode plate of the first capacitor C1 is raised so that the fifth transistor T5 cannot be maintained in the on state, thus the first terminal of the eleventh transistor T11 is in a high-impedance state and is provided with a floating signal. The ninth transistor T9, the drive transistor T0, and the eighth transistor T8 are turned on to form a path from the second data voltage D2 to the drive transistor T0 to raise the voltage of the second electrode plate of the second capacitor C2 until the voltage of the second electrode plate of the second capacitor C2 is raised so that the drive transistor T0 cannot be maintained in the on state. In this case, the voltage of the second electrode plate of the second capacitor C2 is equal to a voltage of the amplitude setting signal.
During the control processing period S102, the control signals K2 and S4 are low-level signals, and the control signals S1′, S2′ and K3 are high-level signals. The eleventh transistor T11 transmits a floating signal to the gate of the drive transistor T0. Since the twelfth transistor T12 and the thirteenth transistor T13 are in an off state, the drive transistor T0 cannot be turned on, so that the light emitting element can be driven to emit light after a fluctuation period of the voltage of the gate of the drive transistor during which the eleventh transistor T11 initially transmits the floating signal to the gate of the driving transistor T0 is passed. Under the control of the pulse width control voltage Sweep, the fifth transistor T5 cannot be turned on based on the voltage of the second electrode plate of the first capacitor C1, so that a path from the turn-off voltage signal Voff to the drive transistor T0 is maintained in a cut-off state.
During the light emitting control period S103, the control signals K2, S4, and K3 are low-level signals, and the control signals S1′ and S2′ are high-level signals. The twelfth transistor T12, the drive transistor T0, and the thirteenth transistor T13 are turned on to form a path from the first voltage V1 to the light emitting element 500 and the second voltage V2. The drive transistor T0 outputs a driving current to the first electrode of the light emitting element 500 in response to the signal to the gate of the drive transistor and the signal to the first terminal of the drive transistor, and the light emitting element 500 emits light based on the driving current. Under the control of the pulse width control voltage Sweep, the fifth transistor T5 cannot be turned on based on the voltage of the second electrode plate of the first capacitor C1, so that a path from the turn-off voltage signal Voff to the drive transistor T0 is maintained in a cut-off state.
During the light emitting turn-off period S104, since the pulse width control voltage Sweep is a linearly dropping voltage, in the period, the pulse width control voltage Sweep drops and the fifth transistor T5 can be turned on based on the voltage of the second electrode plate of the first capacitor C1, thus a path from the turn-off voltage signal Voff to the drive transistor T0 is formed. The turn-off voltage signal Voff is transmitted to the gate of the drive transistor T0 to control the drive transistor T0 to be turned off, so that the light emitting element 500 is turned off.
Embodiments according to the present disclosure are described in detail below in conjunction with a pixel driving circuit according to another embodiment shown in
During the first sub-period S1011, the control signal S1′ is a low-level signal, and the control signals S1, S2′, K2, S4, and K3 are all high-level signals. The second transistor T2 is turned on to transmit the second reference voltage Vref2 to the gate of the fifth transistor T5. The seventh transistor T7 is turned on to transmit the third reference voltage Vref3 to the gate of the drive transistor T0.
During the second sub-period S1012, the control signal S2′ is a low-level signal, and the control signals S1, S1′, K2, S4, and K3 are all high-level signals. The third transistor T3, the fifth transistor T5 and the sixth transistor T6 are turned on to form a path from the first data voltage D1 to the fifth transistor T5 to raise the voltage of the second electrode plate of the first capacitor C1 until the voltage of the second electrode plate of the first capacitor C1 is raised so that the fifth transistor T5 cannot be maintained in the on state, thus the first terminal of the eleventh transistor T11 is in a high-impedance state and is provided with a floating signal. The ninth transistor T9, the drive transistor T0, and the eighth transistor T8 are turned on to form a path from the second data voltage D2 to the drive transistor T0 to raise the voltage of the second electrode plate of the second capacitor C2 until the voltage of the second electrode plate of the second capacitor C2 is raised so that the drive transistor T0 cannot be maintained in the on state. In this case, the voltage of the second electrode plate of the second capacitor C2 is equal to a voltage of the amplitude setting signal.
During the control processing period S102, the control signals K2 and S4 are low-level signals, and the control signals S1, S1′, S2′ and K3 are high-level signals. The eleventh transistor T11 transmits a floating signal to the gate of the drive transistor T0. Since the twelfth transistor T12 and the thirteenth transistor T13 are in an off state, the drive transistor T0 cannot be turned on, so that the light emitting element can be driven to emit light after a fluctuation period of the voltage of the gate of the drive transistor during which the eleventh transistor T11 initially transmits the floating signal to the gate of the driving transistor T0 is passed. Under the control of the pulse width control voltage Sweep, the fifth transistor T5 cannot be turned on based on the voltage of the second electrode plate of the first capacitor C1, so that a path from the turn-off voltage signal Voff to the drive transistor T0 is maintained in a cut-off state.
During the delay light emitting sub-period S1031, the control signals S1, K2, S4, and K3 are low-level signals, and the control signals S1′ and S2′ are high-level signals. The twelfth transistor T12, the drive transistor T0, and the thirteenth transistor T13 are turned on to form a path from the first voltage V1 to the light emitting element 500 and the second voltage V2. The drive transistor T0 outputs a driving current to the first electrode of the light emitting element 500 in response to the signal to the gate of the drive transistor and the signal to the first terminal of the drive transistor. The first transistor T1 is turned on to transmit the first reference voltage Vref1 to the first electrode of the light emitting element 500. Due to the first reference voltage Vref1, the light emitting element 500 maintains in the off state. Under the control of the pulse width control voltage Sweep, the fifth transistor T5 cannot be turned on based on the voltage of the second electrode plate of the first capacitor C1, so that a path from the turn-off voltage signal Voff to the drive transistor T0 is maintained in a cut-off state.
During the light emitting sub-period S1032, the control signals K2, S4, and K3 are low-level signals, and the control signals S1, S1′, and S2′ are high-level signals. The first transistor T1 is turned off to stop transmitting the first reference voltage Vref1 to the first electrode of the light emitting element 500. The light emitting element 500 emits light based on the driving current. Under the control of the pulse width control voltage Sweep, the fifth transistor T5 cannot be turned on based on the voltage of the second electrode plate of the first capacitor C1, so that a path from the turn-off voltage signal Voff to the drive transistor T0 is maintained in a cut-off state.
During the light emitting turn-off period S104, since the pulse width control voltage Sweep is a linearly dropping voltage, in the period, the pulse width control voltage Sweep drops and the fifth transistor T5 can be turned on based on the voltage of the second electrode plate of the first capacitor C1, thus a path from the turn-off voltage signal Voff to the drive transistor T0 is formed. The turn-off voltage signal Voff is transmitted to the gate of the drive transistor T0 to control the drive transistor T0 to be turned off, so that the light emitting element 500 is turned off.
According to the present disclosure, a display panel is further provided. The display panel includes the pixel driving circuit according to any one of the above embodiments.
Reference is made to
According to the present disclosure, a display device is further provided. The display device includes the display panel according to the above embodiment.
Referring to
It should be noted that the display device according to the embodiments of the present disclosure may be a notebook, a tablet computer, a computer, a wearable device, and so on, which is not limited in the present disclosure.
According to the embodiments of the present disclosure, a pixel driving circuit and a driving method thereof, a display panel and a display device are provided. The circuit includes: a pulse width modulation device, an amplitude modulation device, a first light emitting control device, a second light emitting control device, a drive transistor, and a light emitting element. During the control processing period, the first light emitting control device controls the floating signal to be transmitted to the gate of the drive transistor for the first predetermined time period. Then, during the light emitting control period, the drive transistor outputs a driving current in response to the signal to the gate of the drive transistor and the signal to the first terminal of the drive transistor, the second light emitting control device controls the driving current to be transmitted to the light emitting element, and the light emitting element emits light based on the driving current.
It can be seen that the second light emitting control device according to the present disclosure is configured to control, in a case that the first light emitting control device controls the floating signal to be transmitted to the gate of the drive transistor for the first predetermined time period, the driving current to be transmitted to the light emitting element, and the light emitting element can emit light. In this way, the light emitting element can be driven to emit light after a fluctuation period of the voltage of the gate of the drive transistor during which the floating signal is initially inputted to the gate of the drive transistor is passed, improving the stability of the pixel driving circuit in driving the light emitting element, thus ensuring an excellent driving effect of the pixel driving circuit on the light emitting element.
Number | Date | Country | Kind |
---|---|---|---|
202010474083.3 | May 2020 | CN | national |
Number | Name | Date | Kind |
---|---|---|---|
7623123 | Kim | Nov 2009 | B2 |
11043188 | Zhai | Jun 2021 | B2 |
20010019319 | Kim | Sep 2001 | A1 |
20140362062 | Limketkai | Dec 2014 | A1 |
20180151132 | Lee | May 2018 | A1 |
20180182279 | Sakariya | Jun 2018 | A1 |
20180301080 | Shigeta | Oct 2018 | A1 |
20190371231 | Kim | Dec 2019 | A1 |
20190371232 | Kim | Dec 2019 | A1 |
20200111403 | Kim | Apr 2020 | A1 |
20200111404 | Kim | Apr 2020 | A1 |
20200312216 | Kim | Oct 2020 | A1 |
20200394953 | Kim | Dec 2020 | A1 |
Number | Date | Country |
---|---|---|
110556072 | Dec 2019 | CN |
Number | Date | Country | |
---|---|---|---|
20200365078 A1 | Nov 2020 | US |