Adjacent errors, e.g. error in n-bit (n>1) wide storage units

Industry

CPC
G06F11/1028

This industry / category may be too specific. Please go to a parent level for more data

Parent Industries

GPHYSICS G06Computing G06FELECTRICAL DIGITAL DATA PROCESSING G06F11/00Error detection Error correction Monitoring

Current Industry

G06F11/1028Adjacent errors, e.g. error in n-bit (n>1) wide storage units

Industries

Patents Grantslast 30 patents

Information Patent Grant
Transmission failure feedback schemes for reducing crosstalk
- Patent number 12,124,329
- Issue date Oct 22, 2024
- Peter Mayer
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
Decoding scheme for error correction code structure
- Patent number 11,734,107
- Issue date Aug 22, 2023
- Kioxia Corporation
- Avi Steiner
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
Transmission failure feedback schemes for reducing crosstalk
- Patent number 11,709,730
- Issue date Jul 25, 2023
- Micron Technology, Inc.
- Peter Mayer
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
Data protection
- Patent number 11,599,651
- Issue date Mar 7, 2023
- Irdeto B.V.
- Peter Williams
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
Processing of data
- Patent number 11,556,412
- Issue date Jan 17, 2023
- Infineon Technologies AG
- Christian Badack
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
System for accelerated training of bit output timings
- Patent number 11,347,581
- Issue date May 31, 2022
- Western Digital Technologies, Inc.
- Robert Ellis
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
Semiconductor device and semiconductor system equipped with the same
- Patent number 11,327,830
- Issue date May 10, 2022
- Renesas Electronics Corporation
- Kimihiko Nakazawa
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
Transmission failure feedback schemes for reducing crosstalk
- Patent number 11,144,385
- Issue date Oct 12, 2021
- Micron Technology, Inc.
- Peter Mayer
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
Memory built-in self test error correcting code (MBIST ECC) for low...
- Patent number 10,950,325
- Issue date Mar 16, 2021
- Marvell Asia Pte., Ltd.
- Deepak I. Hanagandi
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
Error correction of multiple bit errors per codeword
- Patent number 10,936,408
- Issue date Mar 2, 2021
- Intel Corporation
- Wei Wu
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
Semiconductor device and semiconductor system equipped with the same
- Patent number 10,922,165
- Issue date Feb 16, 2021
- Renesas Electronics Corporation
- Kimihiko Nakazawa
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
Memory with error correction circuit
- Patent number 10,846,168
- Issue date Nov 24, 2020
- Winbond Electronics Corp.
- Takuya Kadowaki
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
Selective sampling for data recovery
- Patent number 10,719,392
- Issue date Jul 21, 2020
- Seagate Technology LLC
- Deepak Sridhara
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
Semiconductor device and error correction method
- Patent number 10,522,222
- Issue date Dec 31, 2019
- Micron Technology, Inc.
- Kazuhiko Kajigaya
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
Memory system and error correcting method of the same
- Patent number 10,353,770
- Issue date Jul 16, 2019
- SK Hynix Inc.
- Sung-Eun Lee
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
Optimizing routing of data across a communications network
- Patent number 9,843,412
- Issue date Dec 12, 2017
- International Business Machines Corporation
- Gary W. Grube
- H03 - BASIC ELECTRONIC CIRCUITRY
Information Patent Grant
Configuration structure and method of a block memory
- Patent number 9,727,415
- Issue date Aug 8, 2017
- CAPITAL MICROELECTRONICS CO., LTD.
- Jia Geng
- H03 - BASIC ELECTRONIC CIRCUITRY
Information Patent Grant
Memory control apparatus
- Patent number 9,715,427
- Issue date Jul 25, 2017
- Mitsubishi Electric Corporation
- Hiroshi Atobe
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
Dynamic cache row fail accumulation due to catastrophic failure
- Patent number 9,645,904
- Issue date May 9, 2017
- International Business Machines Corporation
- Michael F. Fee
- H03 - BASIC ELECTRONIC CIRCUITRY
Information Patent Grant
Adjusting routing of data within a network path
- Patent number 9,571,230
- Issue date Feb 14, 2017
- International Business Machines Corporation
- Ilya Volvovski
- H03 - BASIC ELECTRONIC CIRCUITRY
Information Patent Grant
Semiconductor device and error correction method
- Patent number 9,558,063
- Issue date Jan 31, 2017
- Micron Technology, Inc.
- Kazuhiko Kajigaya
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
Dynamic cache row fail accumulation due to catastrophic failure
- Patent number 9,459,951
- Issue date Oct 4, 2016
- International Business Machines Corporation
- Michael F. Fee
- G11 - INFORMATION STORAGE
Information Patent Grant
Handling errors in ternary content addressable memories
- Patent number 9,213,596
- Issue date Dec 15, 2015
- International Business Machines Corporation
- Todd A. Greenfield
- G11 - INFORMATION STORAGE
Information Patent Grant
Handling errors in ternary content addressable memories
- Patent number 9,213,595
- Issue date Dec 15, 2015
- International Business Machines Corporation
- Todd A. Greenfield
- G11 - INFORMATION STORAGE
Information Patent Grant
Memory system having NAND-type flash memory and memory controller w...
- Patent number 9,189,313
- Issue date Nov 17, 2015
- Kabushiki Kaisha Toshiba
- Motohiro Matsuyama
- G11 - INFORMATION STORAGE
Information Patent Grant
Data transmission utilizing partitioning and dispersed storage erro...
- Patent number 9,112,535
- Issue date Aug 18, 2015
- Cleversafe, Inc.
- S. Christopher Gladwin
- H04 - ELECTRIC COMMUNICATION TECHNIQUE
Information Patent Grant
Redundancy schemes for non-volatile memory based on physical memory...
- Patent number 9,111,648
- Issue date Aug 18, 2015
- Apple Inc.
- Avraham Poza Meir
- G11 - INFORMATION STORAGE
Information Patent Grant
Data recovery on cluster failures and ECC enhancements with code wo...
- Patent number 9,104,591
- Issue date Aug 11, 2015
- SanDisk Technologies Inc.
- Eugene Jinglun Tam
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
Data recovery on cluster failures and ECC enhancements with code wo...
- Patent number 9,098,428
- Issue date Aug 4, 2015
- SanDisk Technologies Inc.
- Eugene Jinglun Tam
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
Relaying data transmitted as encoded data slices
- Patent number 9,037,937
- Issue date May 19, 2015
- Cleversafe, Inc.
- Andrew Baptist
- H04 - ELECTRIC COMMUNICATION TECHNIQUE

Patents Applicationslast 30 patents

Information Patent Application
TRANSMISSION FAILURE FEEDBACK SCHEMES FOR REDUCING CROSSTALK
- Publication number 20240095119
- Publication date Mar 21, 2024
- Micron Technology, Inc.
- Peter Mayer
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Application
MEMORY ADDRESS TRANSLATION FOR DATA PROTECTION AND RECOVERY
- Publication number 20230393939
- Publication date Dec 7, 2023
- Micron Technology, Inc.
- Daniele Balluchi
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Application
TRANSMISSION FAILURE FEEDBACK SCHEMES FOR REDUCING CROSSTALK
- Publication number 20220100604
- Publication date Mar 31, 2022
- Micron Technology, Inc.
- Peter Mayer
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Application
SEMICONDUCTOR DEVICE AND SEMICONDUCTOR SYSTEM EQUIPPED WITH THE SAME
- Publication number 20210133020
- Publication date May 6, 2021
- Renesas Electronics Corporation
- Kimihiko NAKAZAWA
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Application
MEMORY WITH ERROR CORRECTION CIRCUIT
- Publication number 20200371866
- Publication date Nov 26, 2020
- WINBOND ELECTRONICS CORP.
- Takuya Kadowaki
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Application
DECODING SCHEME FOR ERROR CORRECTION CODE STRUCTURE
- Publication number 20200293399
- Publication date Sep 17, 2020
- Toshiba Memory Corporation
- Avi Steiner
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Application
DATA PROTECTION
- Publication number 20200193040
- Publication date Jun 18, 2020
- Peter WILLIAMS
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Application
PROCESSING OF DATA
- Publication number 20200133763
- Publication date Apr 30, 2020
- INFINEON TECHNOLOGIES AG
- Christian Badack
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Application
TRANSMISSION FAILURE FEEDBACK SCHEMES FOR REDUCING CROSSTALK
- Publication number 20200065185
- Publication date Feb 27, 2020
- Micron Technology, Inc.
- Peter Mayer
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Application
SEMICONDUCTOR DEVICE AND SEMICONDUCTOR SYSTEM EQUIPPED WITH THE SAME
- Publication number 20190163648
- Publication date May 30, 2019
- RENESAS ELECTRONICS CORPORATION
- Kimihiko NAKAZAWA
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Application
ERROR CORRECTION OF MULTIPLE BIT ERRORS PER CODEWORD
- Publication number 20190042357
- Publication date Feb 7, 2019
- Intel Corporation
- Wei WU
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Application
MEMORY SYSTEM AND ERROR CORRECTING METHOD OF THE SAME
- Publication number 20180165151
- Publication date Jun 14, 2018
- SK HYNIX INC.
- Sung-Eun LEE
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Application
ROUTER-BASED ROUTING SELECTION
- Publication number 20180018222
- Publication date Jan 18, 2018
- International Business Machines Corporation
- Andrew D. Baptist
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Application
CONFIGURATION STRUCTURE AND METHOD OF A BLOCK MEMORY
- Publication number 20160364290
- Publication date Dec 15, 2016
- CAPITAL MICROELECTRONICS CO., LTD.
- Jia GENG
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Application
STRIPE RECONSTITUTING METHOD PERFORMED IN STORAGE SYSTEM, METHOD OF...
- Publication number 20160188410
- Publication date Jun 30, 2016
- JU-PYUNG LEE
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Application
MEMORY CONTROLLER, STORAGE DEVICE AND MEMORY CONTROL METHOD
- Publication number 20150222291
- Publication date Aug 6, 2015
- KABUSHIKI KAISHA TOSHIBA
- Naoaki KOKUBUN
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Application
MEMORY CONTROL APPARATUS
- Publication number 20150186208
- Publication date Jul 2, 2015
- MITSUBISHI ELECTRIC CORPORATION
- Hiroshi Atobe
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Application
Codes for Enhancing the Repeated Use of Flash Memory
- Publication number 20150143197
- Publication date May 21, 2015
- Shmuel T. KLEIN
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Application
Reversible corruption of a digital medium stream by multi-valued mo...
- Publication number 20140281761
- Publication date Sep 18, 2014
- Peter Lablans
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Application
IMPLEMENTING RAID IN SOLID STATE MEMORY
- Publication number 20140237287
- Publication date Aug 21, 2014
- Marvell World Trade Ltd.
- Gregory Burd
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Application
Data Recovery on Cluster Failures and ECC Enhancements with Code Wo...
- Publication number 20140164878
- Publication date Jun 12, 2014
- SANDISK TECHNOLOGIES INC.
- Eugene Jinglun Tam
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Application
Data Recovery on Cluster Failures and ECC Enhancements with Code Wo...
- Publication number 20140164879
- Publication date Jun 12, 2014
- SANDISK TECHNOLOGIES INC.
- Eugene Jinglun Tam
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Application
DATA TRANSMISSION UTILIZING ROUTE SELECTION AND DISPERSED STORAGE E...
- Publication number 20140108882
- Publication date Apr 17, 2014
- CLEVERSAFE, INC.
- Gary W. Grube
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Application
REDUNDANCY SCHEMES FOR NON-VOLATILE MEMORY BASED ON PHYSICAL MEMORY...
- Publication number 20140068142
- Publication date Mar 6, 2014
- Avraham Poza Meir
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Application
MEMORY SYSTEM HAVING NAND-TYPE FLASH MEMORY AND MEMORY CONTROLLER U...
- Publication number 20140059396
- Publication date Feb 27, 2014
- Kabushiki Kaisha Toshiba
- Motohiro MATSUYAMA
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Application
STRIPE-BASED MEMORY OPERATION
- Publication number 20130254627
- Publication date Sep 26, 2013
- MICRON TECHNOLOGY, INC.
- Joseph M. Jeddeloh
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Application
IMPLEMENTING RAID IN SOLID STATE MEMORY
- Publication number 20130227202
- Publication date Aug 29, 2013
- Marvell International Ltd.
- Gregory Burd
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Application
METHOD FOR PROVIDING DATA PROTECTION FOR DATA STORED WITHIN A MEMOR...
- Publication number 20130080859
- Publication date Mar 28, 2013
- FREESCALE SEMICONDUCTOR, INC.
- Henri Cloetens
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Application
STRIPE-BASED MEMORY OPERATION
- Publication number 20120331253
- Publication date Dec 27, 2012
- Micron Technology, Inc.
- Joseph M. Jeddeloh
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Application
ADVANCED MEMORY DEVICE HAVING IMPROVED PERFORMANCE, REDUCED POWER A...
- Publication number 20120300570
- Publication date Nov 29, 2012
- International Business Machines Corporation
- Kyu-Hyoun Kim
- G06 - COMPUTING CALCULATING COUNTING

Adjacent errors, e.g. error in n-bit (n>1) wide storage units

Industry

Parent Industries

Current Industry

Patents Grantslast 30 patents

Transmission failure feedback schemes for reducing crosstalk

Decoding scheme for error correction code structure

Transmission failure feedback schemes for reducing crosstalk

Data protection

Processing of data

System for accelerated training of bit output timings

Semiconductor device and semiconductor system equipped with the same

Transmission failure feedback schemes for reducing crosstalk

Memory built-in self test error correcting code (MBIST ECC) for low...

Error correction of multiple bit errors per codeword

Semiconductor device and semiconductor system equipped with the same

Memory with error correction circuit

Selective sampling for data recovery

Semiconductor device and error correction method

Memory system and error correcting method of the same

Optimizing routing of data across a communications network

Configuration structure and method of a block memory

Memory control apparatus

Dynamic cache row fail accumulation due to catastrophic failure

Adjusting routing of data within a network path

Semiconductor device and error correction method

Dynamic cache row fail accumulation due to catastrophic failure

Handling errors in ternary content addressable memories

Handling errors in ternary content addressable memories

Memory system having NAND-type flash memory and memory controller w...

Data transmission utilizing partitioning and dispersed storage erro...

Redundancy schemes for non-volatile memory based on physical memory...

Data recovery on cluster failures and ECC enhancements with code wo...

Data recovery on cluster failures and ECC enhancements with code wo...

Relaying data transmitted as encoded data slices

Patents Applicationslast 30 patents

TRANSMISSION FAILURE FEEDBACK SCHEMES FOR REDUCING CROSSTALK

MEMORY ADDRESS TRANSLATION FOR DATA PROTECTION AND RECOVERY

TRANSMISSION FAILURE FEEDBACK SCHEMES FOR REDUCING CROSSTALK

SEMICONDUCTOR DEVICE AND SEMICONDUCTOR SYSTEM EQUIPPED WITH THE SAME

MEMORY WITH ERROR CORRECTION CIRCUIT

DECODING SCHEME FOR ERROR CORRECTION CODE STRUCTURE

DATA PROTECTION

PROCESSING OF DATA

TRANSMISSION FAILURE FEEDBACK SCHEMES FOR REDUCING CROSSTALK

SEMICONDUCTOR DEVICE AND SEMICONDUCTOR SYSTEM EQUIPPED WITH THE SAME

ERROR CORRECTION OF MULTIPLE BIT ERRORS PER CODEWORD

MEMORY SYSTEM AND ERROR CORRECTING METHOD OF THE SAME

ROUTER-BASED ROUTING SELECTION

CONFIGURATION STRUCTURE AND METHOD OF A BLOCK MEMORY

STRIPE RECONSTITUTING METHOD PERFORMED IN STORAGE SYSTEM, METHOD OF...

MEMORY CONTROLLER, STORAGE DEVICE AND MEMORY CONTROL METHOD

MEMORY CONTROL APPARATUS

Codes for Enhancing the Repeated Use of Flash Memory

Reversible corruption of a digital medium stream by multi-valued mo...

IMPLEMENTING RAID IN SOLID STATE MEMORY

Data Recovery on Cluster Failures and ECC Enhancements with Code Wo...

Data Recovery on Cluster Failures and ECC Enhancements with Code Wo...

DATA TRANSMISSION UTILIZING ROUTE SELECTION AND DISPERSED STORAGE E...

REDUNDANCY SCHEMES FOR NON-VOLATILE MEMORY BASED ON PHYSICAL MEMORY...

MEMORY SYSTEM HAVING NAND-TYPE FLASH MEMORY AND MEMORY CONTROLLER U...

STRIPE-BASED MEMORY OPERATION

IMPLEMENTING RAID IN SOLID STATE MEMORY

METHOD FOR PROVIDING DATA PROTECTION FOR DATA STORED WITHIN A MEMOR...

STRIPE-BASED MEMORY OPERATION

ADVANCED MEMORY DEVICE HAVING IMPROVED PERFORMANCE, REDUCED POWER A...