Control circuits in which a clock signal is selectively enabled or disabled