Control mechanisms for virtual memory, cache or TLB