Counters performing arithmetic operations

Industry

CPC
G06F2207/481

This industry / category may be too specific. Please go to a parent level for more data

Parent Industries

GPHYSICS G06Computing G06FELECTRICAL DIGITAL DATA PROCESSING G06F2207/00Indexing scheme relating to methods or arrangements for processing data by operating upon the order or content of the data handled

Current Industry

G06F2207/481Counters performing arithmetic operations

Industries

Please log in for detailed analytics

Patents Grantslast 30 patents

Information Patent Grant
Analog adders for multi-bit MAC arrays in reconfigurable analog bas...
- Patent number 12,135,956
- Issue date Nov 5, 2024
- QUALCOMM Incorporated
- Seyed Arash Mirhaj
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
Arithmetic device and neural network device
- Patent number 12,093,809
- Issue date Sep 17, 2024
- Kabushiki Kaisha Toshiba
- Takao Marukame
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
MAC operating device and method for processing machine learning alg...
- Patent number 11,803,354
- Issue date Oct 31, 2023
- Korea Advanced Institute of Science and Technology
- Seonghwan Cho
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
Adder circuitry for very large integers
- Patent number 11,662,979
- Issue date May 30, 2023
- Intel Corporation
- Martin Langhammer
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
Clustering and outlier detection in anomaly and causation detection...
- Patent number 11,621,969
- Issue date Apr 4, 2023
- Elasticsearch B.V.
- Stephen Dodson
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
Prefix network-directed addition
- Patent number 11,334,318
- Issue date May 17, 2022
- Intel Corporation
- Martin Langhammer
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
Update management for RPU array
- Patent number 11,062,208
- Issue date Jul 13, 2021
- International Business Machines Corporation
- Tayfun Gokmen
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
High radix subset code multiplier architecture
- Patent number 11,010,134
- Issue date May 18, 2021
- Intel Corporation
- Martin Langhammer
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
Software-driven design optimization for fixed-point multiply-accumu...
- Patent number 10,943,039
- Issue date Mar 9, 2021
- Xilinx, Inc.
- Ashish Sirasao
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
Adder circuitry for very large integers
- Patent number 10,873,332
- Issue date Dec 22, 2020
- Intel Corporation
- Martin Langhammer
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
Update management for RPU array
- Patent number 10,783,432
- Issue date Sep 22, 2020
- International Business Machines Corporation
- Tayfun Gokmen
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
Integrated circuits with specialized processing blocks for performi...
- Patent number 10,649,731
- Issue date May 12, 2020
- Altera Corporation
- Martin Langhammer
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
Data format suitable for fast massively parallel general matrix mul...
- Patent number 10,515,135
- Issue date Dec 24, 2019
- Xilinx, Inc.
- Jindrich Zejda
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
Radix-4 multiplier partial product generation with improved area an...
- Patent number 10,466,968
- Issue date Nov 5, 2019
- NVIDIA Corp.
- Ilyas Elkin
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
Noise and bound management for RPU array
- Patent number 10,360,283
- Issue date Jul 23, 2019
- International Business Machines Corporation
- Tayfun Gokmen
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
Noise and bound management for RPU array
- Patent number 10,325,007
- Issue date Jun 18, 2019
- International Business Machines Corporation
- Tayfun Gokmen
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
Bit-serial multiplier for FPGA applications
- Patent number 10,275,219
- Issue date Apr 30, 2019
- Embry. Riddle Aeronautical University, Inc.
- Akhan Almagambetov
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
Integrated circuits with specialized processing blocks for performi...
- Patent number 10,140,091
- Issue date Nov 27, 2018
- Altera Corporation
- Martin Langhammer
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
Programmable multiply accumulate (MAC) circuit
- Patent number 8,433,744
- Issue date Apr 30, 2013
- Altera Corporation
- Aidan Harding
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
CSA 5-3 compressor circuit and carry-save adder circuit using same
- Patent number 8,032,819
- Issue date Oct 4, 2011
- Fujitsu Limited
- Kazuhiro Abe
- H03 - BASIC ELECTRONIC CIRCUITRY
Information Patent Grant
Flexible adder circuits with fast carry chain circuitry
- Patent number 7,746,100
- Issue date Jun 29, 2010
- Altera Corporation
- David Lewis
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
Carry generator based on XOR, and conditional select adder using th...
- Patent number 7,386,583
- Issue date Jun 10, 2008
- Samsung Electronics Co., Ltd.
- Ki-seon Cho
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
Arithmetic structures for programmable logic devices
- Patent number 7,185,035
- Issue date Feb 27, 2007
- Altera Corporation
- David Lewis
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
Carry save adders
- Patent number 7,111,033
- Issue date Sep 19, 2006
- STMicroelectronics S.A.
- Sebastien Ferroussat
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
Sense-amp based adder with source follower evaluation tree
- Patent number 6,789,099
- Issue date Sep 7, 2004
- International Business Machines Corporation
- Jae-Joon Kim
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
Microprocessor and a digital signal processor including adder and m...
- Patent number 6,516,331
- Issue date Feb 4, 2003
- RN2R, L.L.C.
- Valeriu Beiu
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
Adder circuit employing logic gates having discrete weighted inputs...
- Patent number 6,502,120
- Issue date Dec 31, 2002
- RN2R, L.L.C.
- Valeriu Beiu
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
Adder having reduced number of internal layers and method of operat...
- Patent number 6,438,572
- Issue date Aug 20, 2002
- RN2R, L.L.C.
- Valeriu Beiu
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
Noise tolerant conductance-based logic gate and methods of operatio...
- Patent number 6,430,585
- Issue date Aug 6, 2002
- RN2R, L.L.C.
- Valeriu Beiu
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
Adder
- Patent number 6,374,281
- Issue date Apr 16, 2002
- Kabushiki Kaisha Toshiba
- Shinji Kitabayashi
- G06 - COMPUTING CALCULATING COUNTING

Patents Applicationslast 30 patents

Information Patent Application
MULTIPLY-ACCUMULATE SUCCESSIVE APPROXIMATION DEVICES AND METHODS
- Publication number 20240223207
- Publication date Jul 4, 2024
- ROBERT BOSCH GmbH
- Kenneth Edward WOJCIECHOWSKI
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Application
Data Processing Device Having A Logic Circuit for Calculating a Mod...
- Publication number 20220236948
- Publication date Jul 28, 2022
- eXternSoft GmbH
- Andreas Gieriet
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Application
ADDER CIRCUITRY FOR VERY LARGE INTEGERS
- Publication number 20210075425
- Publication date Mar 11, 2021
- Intel Corporation
- Martin Langhammer
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Application
INTEGRATED CIRCUITS WITH SPECIALIZED PROCESSING BLOCKS FOR PERFORMI...
- Publication number 20190121614
- Publication date Apr 25, 2019
- Altera Corporation
- Martin Langhammer
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Application
Prefix Network-Directed Addition
- Publication number 20190042194
- Publication date Feb 7, 2019
- Intel Corporation
- Martin Langhammer
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Application
HIGH RADIX SUBSET CODE MULTIPLIER ARCHITECTURE
- Publication number 20180364981
- Publication date Dec 20, 2018
- Intel Corporation
- Martin Langhammer
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Application
Clustering and Outlier Detection in Anomaly and Causation Detection...
- Publication number 20180316707
- Publication date Nov 1, 2018
- Elasticsearch B.V.
- Stephen Dodson
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Application
BIT-SERIAL MULTIPLIER FOR FPGA APPLICATIONS
- Publication number 20180129475
- Publication date May 10, 2018
- Embry-Riddle Aeronautical University, Inc.
- Akhan Almagambetov
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Application
INTEGRATED CIRCUITS WITH SPECIALIZED PROCESSING BLOCKS FOR PERFORMI...
- Publication number 20180088906
- Publication date Mar 29, 2018
- Altera Corporation
- Martin Langhammer
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Application
FLEXIBLE ADDER CIRCUITS WITH FAST CARRY CHAIN CIRCUITRY
- Publication number 20090267643
- Publication date Oct 29, 2009
- David Lewis
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Application
CSA 5-3 compressor circuit and carry-save adder circuit using same
- Publication number 20080052611
- Publication date Feb 28, 2008
- FUJITSU LIMITED
- Kazuhiro Abe
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Application
Unified multiplier triple-expansion scheme and extra regular compac...
- Publication number 20040172439
- Publication date Sep 2, 2004
- THE RESEARCH FOUNDATION OF STATE UNIVERSITY OF NEW YORK
- Rong Lin
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Application
Sense-amp based adder with source follower evaluation tree
- Publication number 20040073592
- Publication date Apr 15, 2004
- International Business Machines Corporation
- Jae-Joon Kim
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Application
Carry generator based on XOR, and conditional select adder using th...
- Publication number 20030154229
- Publication date Aug 14, 2003
- SAMSUNG ELECTRONICS CO., LTD.
- Ki-Seon Cho
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Application
Four-rail NCL incrementor/decrementor
- Publication number 20030097392
- Publication date May 22, 2003
- Steven R. Masteller
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Application
A Microprocessor and a digital signal processor including adder and...
- Publication number 20030028575
- Publication date Feb 6, 2003
- RN2R, L.L.C.
- Valeriu Beiu
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Application
Adder and multiplier circuits employing logic gates having discrete...
- Publication number 20030009504
- Publication date Jan 9, 2003
- RN2R, L.L.C.
- Valeriu Beiu
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Application
Carry save adders
- Publication number 20020038327
- Publication date Mar 28, 2002
- Sebastien Ferroussat
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Application
Adder and multiplier circuits employing logic gates having discrete...
- Publication number 20010001862
- Publication date May 24, 2001
- Valeriu Beiu
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Application
Adder and multiplier circuits employing logic gates having discrete...
- Publication number 20010001860
- Publication date May 24, 2001
- Valeriu Beiu
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Application
Adder and multiplier circuits employing logic gates having discrete...
- Publication number 20010001861
- Publication date May 24, 2001
- Valeriu Beiu
- G06 - COMPUTING CALCULATING COUNTING

Counters performing arithmetic operations

Industry

Parent Industries

Current Industry

Patents Grantslast 30 patents

Analog adders for multi-bit MAC arrays in reconfigurable analog bas...

Arithmetic device and neural network device

MAC operating device and method for processing machine learning alg...

Adder circuitry for very large integers

Clustering and outlier detection in anomaly and causation detection...

Prefix network-directed addition

Update management for RPU array

High radix subset code multiplier architecture

Software-driven design optimization for fixed-point multiply-accumu...

Adder circuitry for very large integers

Update management for RPU array

Integrated circuits with specialized processing blocks for performi...

Data format suitable for fast massively parallel general matrix mul...

Radix-4 multiplier partial product generation with improved area an...

Noise and bound management for RPU array

Noise and bound management for RPU array

Bit-serial multiplier for FPGA applications

Integrated circuits with specialized processing blocks for performi...

Programmable multiply accumulate (MAC) circuit

CSA 5-3 compressor circuit and carry-save adder circuit using same

Flexible adder circuits with fast carry chain circuitry

Carry generator based on XOR, and conditional select adder using th...

Arithmetic structures for programmable logic devices

Carry save adders

Sense-amp based adder with source follower evaluation tree

Microprocessor and a digital signal processor including adder and m...

Adder circuit employing logic gates having discrete weighted inputs...

Adder having reduced number of internal layers and method of operat...

Noise tolerant conductance-based logic gate and methods of operatio...

Adder

Patents Applicationslast 30 patents

MULTIPLY-ACCUMULATE SUCCESSIVE APPROXIMATION DEVICES AND METHODS

Data Processing Device Having A Logic Circuit for Calculating a Mod...

ADDER CIRCUITRY FOR VERY LARGE INTEGERS

INTEGRATED CIRCUITS WITH SPECIALIZED PROCESSING BLOCKS FOR PERFORMI...

Prefix Network-Directed Addition

HIGH RADIX SUBSET CODE MULTIPLIER ARCHITECTURE

Clustering and Outlier Detection in Anomaly and Causation Detection...

BIT-SERIAL MULTIPLIER FOR FPGA APPLICATIONS

INTEGRATED CIRCUITS WITH SPECIALIZED PROCESSING BLOCKS FOR PERFORMI...

FLEXIBLE ADDER CIRCUITS WITH FAST CARRY CHAIN CIRCUITRY

CSA 5-3 compressor circuit and carry-save adder circuit using same

Unified multiplier triple-expansion scheme and extra regular compac...

Sense-amp based adder with source follower evaluation tree

Carry generator based on XOR, and conditional select adder using th...

Four-rail NCL incrementor/decrementor

A Microprocessor and a digital signal processor including adder and...

Adder and multiplier circuits employing logic gates having discrete...

Carry save adders

Adder and multiplier circuits employing logic gates having discrete...

Adder and multiplier circuits employing logic gates having discrete...

Adder and multiplier circuits employing logic gates having discrete...