Enable, disable hardware logic to implement finite state machines