having at least two separately controlled shifting levels

Industry

CPC
G06F5/015

This industry / category may be too specific. Please go to a parent level for more data

Parent Industries

GPHYSICS G06Computing G06FELECTRICAL DIGITAL DATA PROCESSING G06F5/00Methods or arrangements for data conversion without changing the order or content of the data handled

Current Industry

G06F5/015having at least two separately controlled shifting levels

Industries

Please log in for detailed analytics

Patents Grantslast 30 patents

Information Patent Grant
Mirroring matrices for batched cholesky decomposition on a graphic...
- Patent number 12,086,207
- Issue date Sep 10, 2024
- International Business Machines Corporation
- Minsik Cho
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
Low latency matrix multiply unit
- Patent number 11,989,259
- Issue date May 21, 2024
- Google LLC
- Andrew Everett Phelps
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
Low latency matrix multiply unit
- Patent number 11,907,330
- Issue date Feb 20, 2024
- Google LLC
- Andrew Everett Phelps
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
System, method, and recording medium for mirroring matrices for bat...
- Patent number 11,790,035
- Issue date Oct 17, 2023
- International Business Machines Corporation
- Minsik Cho
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
Low latency matrix multiply unit
- Patent number 11,599,601
- Issue date Mar 7, 2023
- Google LLC
- Andrew Everett Phelps
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
High speed data weighted averaging (DWA) to binary converter circuit
- Patent number 11,563,443
- Issue date Jan 24, 2023
- STMICROELECTRONICS INTERNATIONAL N.V.
- Ankur Bal
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
Low latency matrix multiply unit
- Patent number 11,500,961
- Issue date Nov 15, 2022
- Google LLC
- Andrew Everett Phelps
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
Hybrid matrix multiplication pipeline
- Patent number 11,347,827
- Issue date May 31, 2022
- Advanced Micro Devices, Inc.
- Jiasheng Chen
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
Block operations for an image processor having a two-dimensional ex...
- Patent number 11,196,953
- Issue date Dec 7, 2021
- Google LLC
- Albert Meixner
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
System, method, and recording medium for mirroring matrices for bat...
- Patent number 11,036,829
- Issue date Jun 15, 2021
- International Business Machines Corporation
- Minsik Cho
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
Low latency matrix multiply unit
- Patent number 10,970,362
- Issue date Apr 6, 2021
- Google LLC
- Andrew Everett Phelps
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
Reconfigurable segmented scalable shifter
- Patent number 10,877,729
- Issue date Dec 29, 2020
- Hong Kong Applied Science and Technology Research Institute Co., Ltd.
- Hing-Mo Lam
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
Low latency matrix multiply unit
- Patent number 10,698,974
- Issue date Jun 30, 2020
- Google LLC
- Andrew Everett Phelps
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
Low latency matrix multiply unit
- Patent number 10,698,976
- Issue date Jun 30, 2020
- Google LLC
- Andrew Everett Phelps
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
Low latency matrix multiply unit
- Patent number 10,635,740
- Issue date Apr 28, 2020
- Google LLC
- Andrew Everett Phelps
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
System, Method, and recording medium for mirroring matrices for bat...
- Patent number 10,572,569
- Issue date Feb 25, 2020
- International Business Machines Corporation
- Minsik Cho
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
Block operations for an image processor having a two-dimensional ex...
- Patent number 10,531,030
- Issue date Jan 7, 2020
- Google LLC
- Albert Meixner
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
System, method, and recording medium for mirroring matrices for bat...
- Patent number 10,423,695
- Issue date Sep 24, 2019
- International Business Machines Corporation
- Minsik Cho
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
Block operations for an image processor having a two-dimensional ex...
- Patent number 10,334,194
- Issue date Jun 25, 2019
- Google LLC
- Albert Meixner
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
Apparatus and method for supporting a conversion instruction
- Patent number 10,310,809
- Issue date Jun 4, 2019
- ARM Limited
- David Raymond Lutz
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
Selectively combinable directional shifters
- Patent number 10,289,382
- Issue date May 14, 2019
- Wave Computing, Inc.
- Samit Chaudhuri
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
Data processing device, data processing method, and computer program
- Patent number 10,061,558
- Issue date Aug 28, 2018
- Semiconductor Energy Laboratory Co., Ltd.
- Kazuaki Ohshima
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
Shift operation circuit and shift operation method
- Patent number 10,056,906
- Issue date Aug 21, 2018
- Fujitsu Limited
- Tomoharu Miyadai
- H03 - BASIC ELECTRONIC CIRCUITRY
Information Patent Grant
Data output dispatching device and method
- Patent number 10,025,733
- Issue date Jul 17, 2018
- Realtek Semiconductor Corporation
- Jian-Yin Zhu
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
High speed and low power circuit structure for barrel shifter
- Patent number 9,996,317
- Issue date Jun 12, 2018
- International Business Machines Corporation
- Takeo Yasuda
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
Block operations for an image processor having a two-dimensional ex...
- Patent number 9,986,187
- Issue date May 29, 2018
- Google LLC
- Albert Meixner
- H04 - ELECTRIC COMMUNICATION TECHNIQUE
Information Patent Grant
System, method, and recording medium for mirroring matrices for bat...
- Patent number 9,984,041
- Issue date May 29, 2018
- International Business Machines Corporation
- Minsik Cho
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
Selectively combinable shifters
- Patent number 9,933,996
- Issue date Apr 3, 2018
- Wave Computing, Inc.
- Samit Chaudhuri
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
High performance shifter circuit
- Patent number 9,904,511
- Issue date Feb 27, 2018
- Cavium, Inc.
- Nitin Mohan
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
Data processing device, data processing method, and computer program
- Patent number 9,612,795
- Issue date Apr 4, 2017
- Semiconductor Energy Laboratory Co., Ltd.
- Kazuaki Ohshima
- H03 - BASIC ELECTRONIC CIRCUITRY

Patents Applicationslast 30 patents

Information Patent Application
APPROXIMATE COMPUTING BASED TENSOR PROCESSING UNIT (APTPU)
- Publication number 20250045240
- Publication date Feb 6, 2025
- University of South Carolina
- Mohammed Elbtity
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Application
LOW LATENCY MATRIX MULTIPLY UNIT
- Publication number 20240362298
- Publication date Oct 31, 2024
- Google LLC
- Andrew Everett Phelps
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Application
LOW LATENCY MATRIX MULTIPLY UNIT
- Publication number 20240303297
- Publication date Sep 12, 2024
- Google LLC
- Andrew Everett Phelps
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Application
VARIABLE WIDTH BARREL SHIFTER
- Publication number 20230342110
- Publication date Oct 26, 2023
- L3HARRIS TECHNOLOGIES, INC.
- Ryan W. Hinton
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Application
SYSTEM, METHOD AND RECORDING MEDIUM FOR MIRRORING MATRICES FOR BATC...
- Publication number 20230342417
- Publication date Oct 26, 2023
- International Business Machines Corporation
- Minsik Cho
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Application
LOW LATENCY MATRIX MULTIPLY UNIT
- Publication number 20230267171
- Publication date Aug 24, 2023
- Google LLC
- Andrew Everett Phelps
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Application
LOW LATENCY MATRIX MULTIPLY UNIT
- Publication number 20230267172
- Publication date Aug 24, 2023
- Google LLC
- Andrew Everett Phelps
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Application
TECHNIQUE FOR BIT UP-CONVERSION WITH SIGN EXTENSION
- Publication number 20220326909
- Publication date Oct 13, 2022
- TEXAS INSTRUMENTS INCORPORATED
- Anshu JAIN
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Application
HIGH SPEED DATA WEIGHTED AVERAGING (DWA) TO BINARY CONVERTER CIRCUIT
- Publication number 20220069837
- Publication date Mar 3, 2022
- STMicroelectronics International N.V.
- Ankur BAL
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Application
FAST MATRIX MULTIPLICATION
- Publication number 20220012304
- Publication date Jan 13, 2022
- Sudarshan Kumar
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Application
SYSTEM, METHOD, AND RECORDING MEDIUM FOR MIRRORING MATRICES FOR BAT...
- Publication number 20210263994
- Publication date Aug 26, 2021
- International Business Machines Corporation
- Minsik Cho
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Application
LOW LATENCY MATRIX MULTIPLY UNIT
- Publication number 20210209193
- Publication date Jul 8, 2021
- Google LLC
- Andrew Everett Phelps
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Application
LOW LATENCY MATRIX MULTIPLY UNIT
- Publication number 20200327186
- Publication date Oct 15, 2020
- Google LLC
- Andrew Everett Phelps
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Application
HYBRID MATRIX MULTIPLICATION PIPELINE
- Publication number 20200272687
- Publication date Aug 27, 2020
- ADVANCED MICRO DEVICES, INC.
- Jiasheng Chen
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Application
RECONFIGURABLE SEGMENTED SCALABLE SHIFTER
- Publication number 20200249909
- Publication date Aug 6, 2020
- Hong Kong Applied Science and Technology Research Institute Co., Ltd.
- Hing-Mo Lam
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Application
LOW LATENCY MATRIX MULTIPLY UNIT
- Publication number 20200226202
- Publication date Jul 16, 2020
- Google LLC
- Andrew Everett Phelps
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Application
BLOCK OPERATIONS FOR AN IMAGE PROCESSOR HAVING A TWO-DIMENSIONAL EX...
- Publication number 20200154072
- Publication date May 14, 2020
- Google LLC
- Albert Meixner
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Application
SYSTEM, METHOD, AND RECORDING MEDIUM FOR MIRRORING MATRICES FOR BAT...
- Publication number 20200057790
- Publication date Feb 20, 2020
- International Business Machines Corporation
- Minsik Cho
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Application
LOW LATENCY MATRIX MULTIPLY UNIT
- Publication number 20190354571
- Publication date Nov 21, 2019
- Google LLC
- Andrew Everett Phelps
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Application
BLOCK OPERATIONS FOR AN IMAGE PROCESSOR HAVING A TWO-DIMENSIONAL EX...
- Publication number 20190327437
- Publication date Oct 24, 2019
- Google LLC
- Albert Meixner
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Application
SYSTEM, METHOD, AND RECORDING MEDIUM FOR MIRRORING MATRICES FOR BAT...
- Publication number 20190294651
- Publication date Sep 26, 2019
- International Business Machines Corporation
- Minsik Cho
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Application
LOW LATENCY MATRIX MULTIPLY UNIT
- Publication number 20180336163
- Publication date Nov 22, 2018
- Google LLC
- Andrew Everett Phelps
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Application
BLOCK OPERATIONS FOR AN IMAGE PROCESSOR HAVING A TWO-DIMENSIONAL EX...
- Publication number 20180234653
- Publication date Aug 16, 2018
- Google LLC
- Albert Meixner
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Application
SELECTIVELY COMBINABLE DIRECTIONAL SHIFTERS
- Publication number 20180225089
- Publication date Aug 9, 2018
- Wave Computing, Inc.
- Samit Chaudhuri
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Application
SHIFT OPERATION CIRCUIT AND SHIFT OPERATION METHOD
- Publication number 20180226970
- Publication date Aug 9, 2018
- Fujitsu Limited
- Tomoharu MIYADAI
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Application
SYSTEM, METHOD, AND RECORDING MEDIUM FOR MIRRORING MATRICES FOR BAT...
- Publication number 20180196779
- Publication date Jul 12, 2018
- Internatioal Business Machines Corporation
- Minsik Cho
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Application
SYSTEM, METHOD, AND RECORDING MEDIUM FOR MIRRORING MATRICES FOR BAT...
- Publication number 20180004707
- Publication date Jan 4, 2018
- International Business Machines Corporation
- Minsik Cho
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Application
APPARATUS AND METHOD FOR SUPPORTING A CONVERSION INSTRUCTION
- Publication number 20170293467
- Publication date Oct 12, 2017
- ARM Limited
- David Raymond LUTZ
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Application
Data output dispatching device and method
- Publication number 20170109303
- Publication date Apr 20, 2017
- JIAN-YIN ZHU
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Application
METHOD AND APPARATUS FOR FLASH MEMORY ARITHMETIC ENCODING AND DECODING
- Publication number 20150286466
- Publication date Oct 8, 2015
- SAMSUNG ISRAEL RESEARCH CORPORATION
- IDDO NAISS
- G06 - COMPUTING CALCULATING COUNTING

having at least two separately controlled shifting levels

Industry

Parent Industries

Current Industry

Patents Grantslast 30 patents

Mirroring matrices for batched cholesky decomposition on a graphic...

Low latency matrix multiply unit

Low latency matrix multiply unit

System, method, and recording medium for mirroring matrices for bat...

Low latency matrix multiply unit

High speed data weighted averaging (DWA) to binary converter circuit

Low latency matrix multiply unit

Hybrid matrix multiplication pipeline

Block operations for an image processor having a two-dimensional ex...

System, method, and recording medium for mirroring matrices for bat...

Low latency matrix multiply unit

Reconfigurable segmented scalable shifter

Low latency matrix multiply unit

Low latency matrix multiply unit

Low latency matrix multiply unit

System, Method, and recording medium for mirroring matrices for bat...

Block operations for an image processor having a two-dimensional ex...

System, method, and recording medium for mirroring matrices for bat...

Block operations for an image processor having a two-dimensional ex...

Apparatus and method for supporting a conversion instruction

Selectively combinable directional shifters

Data processing device, data processing method, and computer program

Shift operation circuit and shift operation method

Data output dispatching device and method

High speed and low power circuit structure for barrel shifter

Block operations for an image processor having a two-dimensional ex...

System, method, and recording medium for mirroring matrices for bat...

Selectively combinable shifters

High performance shifter circuit

Data processing device, data processing method, and computer program

Patents Applicationslast 30 patents

APPROXIMATE COMPUTING BASED TENSOR PROCESSING UNIT (APTPU)

LOW LATENCY MATRIX MULTIPLY UNIT

LOW LATENCY MATRIX MULTIPLY UNIT

VARIABLE WIDTH BARREL SHIFTER

SYSTEM, METHOD AND RECORDING MEDIUM FOR MIRRORING MATRICES FOR BATC...

LOW LATENCY MATRIX MULTIPLY UNIT

LOW LATENCY MATRIX MULTIPLY UNIT

TECHNIQUE FOR BIT UP-CONVERSION WITH SIGN EXTENSION

HIGH SPEED DATA WEIGHTED AVERAGING (DWA) TO BINARY CONVERTER CIRCUIT

FAST MATRIX MULTIPLICATION

SYSTEM, METHOD, AND RECORDING MEDIUM FOR MIRRORING MATRICES FOR BAT...

LOW LATENCY MATRIX MULTIPLY UNIT

LOW LATENCY MATRIX MULTIPLY UNIT

HYBRID MATRIX MULTIPLICATION PIPELINE

RECONFIGURABLE SEGMENTED SCALABLE SHIFTER

LOW LATENCY MATRIX MULTIPLY UNIT

BLOCK OPERATIONS FOR AN IMAGE PROCESSOR HAVING A TWO-DIMENSIONAL EX...

SYSTEM, METHOD, AND RECORDING MEDIUM FOR MIRRORING MATRICES FOR BAT...

LOW LATENCY MATRIX MULTIPLY UNIT

BLOCK OPERATIONS FOR AN IMAGE PROCESSOR HAVING A TWO-DIMENSIONAL EX...

SYSTEM, METHOD, AND RECORDING MEDIUM FOR MIRRORING MATRICES FOR BAT...

LOW LATENCY MATRIX MULTIPLY UNIT

BLOCK OPERATIONS FOR AN IMAGE PROCESSOR HAVING A TWO-DIMENSIONAL EX...

SELECTIVELY COMBINABLE DIRECTIONAL SHIFTERS

SHIFT OPERATION CIRCUIT AND SHIFT OPERATION METHOD

SYSTEM, METHOD, AND RECORDING MEDIUM FOR MIRRORING MATRICES FOR BAT...

SYSTEM, METHOD, AND RECORDING MEDIUM FOR MIRRORING MATRICES FOR BAT...

APPARATUS AND METHOD FOR SUPPORTING A CONVERSION INSTRUCTION

Data output dispatching device and method

METHOD AND APPARATUS FOR FLASH MEMORY ARITHMETIC ENCODING AND DECODING