Latency reduction

Industry

CPC
G06F2212/1024

This industry / category may be too specific. Please go to a parent level for more data

Parent Industries

GPHYSICS G06Computing G06FELECTRICAL DIGITAL DATA PROCESSING G06F2212/00Indexing scheme relating to accessing, addressing or allocation within memory systems or architectures

Current Industry

G06F2212/1024Latency reduction

Industries

Please log in for detailed analytics

Patents Grantslast 30 patents

Information Patent Grant
Switching controller, storage device and computing system for impro...
- Patent number 12,326,815
- Issue date Jun 10, 2025
- SK hynix Inc.
- Min Ho Ha
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
Methods and apparatus to facilitate atomic operations in victim cache
- Patent number 12,321,284
- Issue date Jun 3, 2025
- Texas Instruments Incorporated
- Naveen Bhoria
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
Swap memory device providing data and data block, method of operati...
- Patent number 12,321,278
- Issue date Jun 3, 2025
- Samsung Electronics Co., Ltd.
- Won Woo Ro
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
Victim cache with write miss merging
- Patent number 12,321,285
- Issue date Jun 3, 2025
- Texas Instruments Incorporated
- Naveen Bhoria
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
Adaptable data caching mechanism for in-memory cluster computing
- Patent number 12,306,755
- Issue date May 20, 2025
- Samsung Electronics Co., Ltd.
- Inseok Stephen Choi
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
Sorting memory address requests for parallel memory access using in...
- Patent number 12,298,924
- Issue date May 13, 2025
- Imagination Technologies Limited
- Luca Iuliano
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
Methods and systems for altering the path of data movement for larg...
- Patent number 12,299,301
- Issue date May 13, 2025
- QUALCOMM Incorporated
- Hithesh Hassan Lepaksha
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
Data relocation operation techniques
- Patent number 12,293,101
- Issue date May 6, 2025
- Micron Technology, Inc.
- Paolo Papa
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
Write merging on stores with different privilege levels
- Patent number 12,292,839
- Issue date May 6, 2025
- Texas Instruments Incorporated
- Naveen Bhoria
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
Hybrid in-memory/pageable spatial column data
- Patent number 12,292,884
- Issue date May 6, 2025
- SAP SE
- Colin Florendo
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
System and method for large memory transaction (LMT) stores
- Patent number 12,282,658
- Issue date Apr 22, 2025
- MARVELL ASIA PTE. LTD.
- Aadeetya Shreedhar
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
Method and system for efficient communication and command system fo...
- Patent number 12,271,312
- Issue date Apr 8, 2025
- Oxide Interactive, Inc.
- Timothy James Kipp
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
Memory system with nonvolatile semiconductor memory
- Patent number 12,265,706
- Issue date Apr 1, 2025
- Kioxia Corporation
- Hiroshi Yao
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
Hybrid victim cache and write miss buffer with fence operation
- Patent number 12,265,477
- Issue date Apr 1, 2025
- Texas Instruments Incorporated
- Naveen Bhoria
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
Methods and apparatus for multi-banked victim cache with dual datapath
- Patent number 12,259,826
- Issue date Mar 25, 2025
- Texas Instruments Incorporated
- Naveen Bhoria
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
GPU virtualisation
- Patent number 12,259,822
- Issue date Mar 25, 2025
- Imagination Technologies Limited
- Dave Roberts
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
Apparatus and method for managing data bias in a graphics processin...
- Patent number 12,260,470
- Issue date Mar 25, 2025
- Intel Corporation
- Joydeep Ray
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
Disk caching and/or tiering with device internal busy information
- Patent number 12,253,945
- Issue date Mar 18, 2025
- Intel Corporation
- Sanjeev Trika
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
Data storage device and method for predictable low-latency in a tim...
- Patent number 12,248,395
- Issue date Mar 11, 2025
- SanDisk Technologies, Inc.
- Devika Nair
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
Memory management device for performing DMA operations between a ma...
- Patent number 12,229,051
- Issue date Feb 18, 2025
- Intel Germany GmbH & Co. KG
- Ritesh Banerjee
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
Direct map memory extension for storage class memory
- Patent number 12,229,046
- Issue date Feb 18, 2025
- SK Hynix NAND Product Solutions Corp.
- Mariusz Barczak
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
Multicore, multibank, fully concurrent coherence controller
- Patent number 12,223,165
- Issue date Feb 11, 2025
- Texas Instruments Incorporated
- Matthew David Pierson
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
Storage system and processing method of storage system for managing...
- Patent number 12,216,574
- Issue date Feb 4, 2025
- Kioxia Corporation
- Hiroyuki Takatsu
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
Atomic compare and swap in a coherent cache system
- Patent number 12,216,591
- Issue date Feb 4, 2025
- Texas Instruments Incorporated
- Naveen Bhoria
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
Aggressive write flush scheme for a victim cache
- Patent number 12,210,463
- Issue date Jan 28, 2025
- Texas Instruments Incorporated
- Naveen Bhoria
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
Shared memory for intelligent network interface cards
- Patent number 12,204,471
- Issue date Jan 21, 2025
- Intel Corporation
- Francesc Guim Bernat
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
Techniques for near data acceleration for a multi-core architecture
- Patent number 12,204,478
- Issue date Jan 21, 2025
- Intel Corporation
- Swapna Raj
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
Canceling prefetch of cache blocks based on an address and a bit field
- Patent number 12,197,335
- Issue date Jan 14, 2025
- SiFive, Inc.
- Eric Andrew Gouldey
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
Methods and apparatus to reduce bank pressure using aggressive writ...
- Patent number 12,197,347
- Issue date Jan 14, 2025
- Texas Instruments Incorporated
- Naveen Bhoria
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
Range-based cache flushing
- Patent number 12,197,329
- Issue date Jan 14, 2025
- Advanced Micro Devices, Inc.
- Michael W. Boyer
- G06 - COMPUTING CALCULATING COUNTING

Patents Applicationslast 30 patents

Information Patent Application
METHOD OF CONTROLLING NONVOLATILE SEMICONDUCTOR MEMORY
- Publication number 20250190108
- Publication date Jun 12, 2025
- KIOXIA Corporation
- Hiroshi YAO
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Application
METHODS AND APPARATUS FOR MULTI-BANKED VICTIM CACHE WITH DUAL DATAPATH
- Publication number 20250190368
- Publication date Jun 12, 2025
- TEXAS INSTRUMENTS INCORPORATED
- Naveen Bhoria
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Application
MULTICORE, MULTIBANK, FULLY CONCURRENT COHERENCE CONTROLLER
- Publication number 20250181238
- Publication date Jun 5, 2025
- TEXAS INSTRUMENTS INCORPORATED
- Matthew David PIERSON
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Application
SORTING MEMORY ADDRESS REQUESTS FOR PARALLEL MEMORY ACCESS USING IN...
- Publication number 20250156342
- Publication date May 15, 2025
- Imagination Technologies Limited
- Luca Iuliano
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Application
CANCELING PREFETCH OF CACHE BLOCKS BASED ON AN ADDRESS AND A BIT FIELD
- Publication number 20250147761
- Publication date May 8, 2025
- SiFive, Inc.
- Eric Andrew Gouldey
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Application
AGGRESSIVE WRITE FLUSH SCHEME FOR A VICTIM CACHE
- Publication number 20250139019
- Publication date May 1, 2025
- TEXAS INSTRUMENTS INCORPORATED
- Naveen BHORIA
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Application
SYSTEM AND METHOD FOR HANDLING CACHE UPDATES
- Publication number 20250130945
- Publication date Apr 24, 2025
- Ampere Computing LLC
- Benjamin Crawford CHAFFIN
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Application
LATENCY REDUCTION USING STREAM CACHE
- Publication number 20250130949
- Publication date Apr 24, 2025
- Micron Technology, Inc.
- Muthazhagan BALASUBRAMANI
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Application
ATOMIC COMPARE AND SWAP IN A COHERENT CACHE SYSTEM
- Publication number 20250117340
- Publication date Apr 10, 2025
- TEXAS INSTRUMENTS INCORPORATED
- Naveen Bhoria
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Application
METHODS AND APPARATUS FOR ALLOCATION IN A VICTIM CACHE SYSTEM
- Publication number 20250117341
- Publication date Apr 10, 2025
- TEXAS INSTRUMENTS INCORPORATED
- Naveen Bhoria
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Application
MACHINE LEARNING SPARSE COMPUTATION MECHANISM
- Publication number 20250117873
- Publication date Apr 10, 2025
- Intel Corporation
- Eriko Nurvitadhi
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Application
POOLED MEMORY ADDRESS TRANSLATION
- Publication number 20250110909
- Publication date Apr 3, 2025
- Intel Corporation
- Debendra Das Sharma
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Application
Speculative Cache Invalidation for Processing-in-Memory Instructions
- Publication number 20250110886
- Publication date Apr 3, 2025
- ADVANCED MICRO DEVICES, INC.
- Travis Henry Boraten
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Application
METHOD AND APPARATUS FOR DISTRIBUTED AND COOPERATIVE COMPUTATION IN...
- Publication number 20250111008
- Publication date Apr 3, 2025
- Intel Corporation
- FREDERICO C. PRATAS
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Application
EFFICIENT CACHE DATA STORAGE FOR ITERATIVE WORKLOADS
- Publication number 20250110889
- Publication date Apr 3, 2025
- ADVANCED MICRO DEVICES, INC.
- Tomasz Bogdan Madajczak
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Application
MEMORY CONTROLLER AND RELATED METHODS FOR IMPLEMENTING AN ADDRESS-B...
- Publication number 20250094328
- Publication date Mar 20, 2025
- Microsoft Technology Licensing, LLC
- Mukund RAMAKRISHNA
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Application
FULLY PIPELINED READ-MODIFY-WRITE SUPPORT
- Publication number 20250094359
- Publication date Mar 20, 2025
- TEXAS INSTRUMENTS INCORPORATED
- Naveen Bhoria
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Application
MULTICORE SHARED CACHE OPERATION ENGINE
- Publication number 20250094044
- Publication date Mar 20, 2025
- TEXAS INSTRUMENTS INCORPORATED
- Kai Chirca
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Application
METHODS AND APPARATUS TO REDUCE BANK PRESSURE USING AGGRESSIVE WRIT...
- Publication number 20250094358
- Publication date Mar 20, 2025
- TEXAS INSTRUMENTS INCORPORATED
- Naveen Bhoria
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Application
NON-DETERMINISTIC MEMORY PROTOCOL
- Publication number 20250077076
- Publication date Mar 6, 2025
- Lodestar Licensing Group LLC
- Robert M. Walker
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Application
METHOD AND APPARATUS FOR PERFORMING DATA ACCESS MANAGEMENT OF MEMOR...
- Publication number 20250068561
- Publication date Feb 27, 2025
- SILICON MOTION, INC.
- Jie-Hao Lee
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Application
CONFIGURABLE CACHE FOR COHERENT SYSTEM
- Publication number 20250060873
- Publication date Feb 20, 2025
- TEXAS INSTRUMENTS INCORPORATED
- Kai CHIRCA
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Application
METHOD AND APPARATUS FOR SHARED VIRTUAL MEMORY TO MANAGE DATA COHER...
- Publication number 20250061060
- Publication date Feb 20, 2025
- Intel Corporation
- Altug Koker
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Application
METHODS AND APPARATUS FOR READ-MODIFY-WRITE SUPPORT IN MULTI-BANKED...
- Publication number 20250036573
- Publication date Jan 30, 2025
- TEXAS INSTRUMENTS INCORPORATED
- Naveen Bhoria
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Application
PARALLELIZED SCRUBBING TRANSACTIONS
- Publication number 20250036522
- Publication date Jan 30, 2025
- TEXAS INSTRUMENTS INCORPORATED
- David Matthew THOMPSON
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Application
MEMORY SYSTEM AND METHOD FOR CONTROLLING NONVOLATILE MEMORY
- Publication number 20250036283
- Publication date Jan 30, 2025
- KIOXIA Corporation
- Hideki Yoshida
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Application
VICTIM CACHE WITH DYNAMIC ALLOCATION OF ENTRIES
- Publication number 20250028652
- Publication date Jan 23, 2025
- TEXAS INSTRUMENTS INCORPORATED
- Naveen BHORIA
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Application
ATOMIC OPERATIONS AND HISTOGRAM OPERATIONS IN A CACHE PIPELINE
- Publication number 20250028651
- Publication date Jan 23, 2025
- TEXAS INSTRUMENTS INCORPORATED
- Naveen Bhoria
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Application
HIGH-THROUGHPUT LOW-LATENCY HYBRID MEMORY MODULE
- Publication number 20250021235
- Publication date Jan 16, 2025
- Rambus Inc.
- Aws Shallal
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Application
COORDINATED GARBAGE COLLECTION IN DISTRIBUTED SYSTEMS
- Publication number 20250013565
- Publication date Jan 9, 2025
- Oracle International Corporation
- Timothy L. Harris
- G06 - COMPUTING CALCULATING COUNTING

Latency reduction

Industry

Parent Industries

Current Industry

Patents Grantslast 30 patents

Switching controller, storage device and computing system for impro...

Methods and apparatus to facilitate atomic operations in victim cache

Swap memory device providing data and data block, method of operati...

Victim cache with write miss merging

Adaptable data caching mechanism for in-memory cluster computing

Sorting memory address requests for parallel memory access using in...

Methods and systems for altering the path of data movement for larg...

Data relocation operation techniques

Write merging on stores with different privilege levels

Hybrid in-memory/pageable spatial column data

System and method for large memory transaction (LMT) stores

Method and system for efficient communication and command system fo...

Memory system with nonvolatile semiconductor memory

Hybrid victim cache and write miss buffer with fence operation

Methods and apparatus for multi-banked victim cache with dual datapath

GPU virtualisation

Apparatus and method for managing data bias in a graphics processin...

Disk caching and/or tiering with device internal busy information

Data storage device and method for predictable low-latency in a tim...

Memory management device for performing DMA operations between a ma...

Direct map memory extension for storage class memory

Multicore, multibank, fully concurrent coherence controller

Storage system and processing method of storage system for managing...

Atomic compare and swap in a coherent cache system

Aggressive write flush scheme for a victim cache

Shared memory for intelligent network interface cards

Techniques for near data acceleration for a multi-core architecture

Canceling prefetch of cache blocks based on an address and a bit field

Methods and apparatus to reduce bank pressure using aggressive writ...

Range-based cache flushing

Patents Applicationslast 30 patents

METHOD OF CONTROLLING NONVOLATILE SEMICONDUCTOR MEMORY

METHODS AND APPARATUS FOR MULTI-BANKED VICTIM CACHE WITH DUAL DATAPATH

MULTICORE, MULTIBANK, FULLY CONCURRENT COHERENCE CONTROLLER

SORTING MEMORY ADDRESS REQUESTS FOR PARALLEL MEMORY ACCESS USING IN...

CANCELING PREFETCH OF CACHE BLOCKS BASED ON AN ADDRESS AND A BIT FIELD

AGGRESSIVE WRITE FLUSH SCHEME FOR A VICTIM CACHE

SYSTEM AND METHOD FOR HANDLING CACHE UPDATES

LATENCY REDUCTION USING STREAM CACHE

ATOMIC COMPARE AND SWAP IN A COHERENT CACHE SYSTEM

METHODS AND APPARATUS FOR ALLOCATION IN A VICTIM CACHE SYSTEM

MACHINE LEARNING SPARSE COMPUTATION MECHANISM

POOLED MEMORY ADDRESS TRANSLATION

Speculative Cache Invalidation for Processing-in-Memory Instructions

METHOD AND APPARATUS FOR DISTRIBUTED AND COOPERATIVE COMPUTATION IN...

EFFICIENT CACHE DATA STORAGE FOR ITERATIVE WORKLOADS

MEMORY CONTROLLER AND RELATED METHODS FOR IMPLEMENTING AN ADDRESS-B...

FULLY PIPELINED READ-MODIFY-WRITE SUPPORT

MULTICORE SHARED CACHE OPERATION ENGINE

METHODS AND APPARATUS TO REDUCE BANK PRESSURE USING AGGRESSIVE WRIT...

NON-DETERMINISTIC MEMORY PROTOCOL

METHOD AND APPARATUS FOR PERFORMING DATA ACCESS MANAGEMENT OF MEMOR...

CONFIGURABLE CACHE FOR COHERENT SYSTEM

METHOD AND APPARATUS FOR SHARED VIRTUAL MEMORY TO MANAGE DATA COHER...

METHODS AND APPARATUS FOR READ-MODIFY-WRITE SUPPORT IN MULTI-BANKED...

PARALLELIZED SCRUBBING TRANSACTIONS

MEMORY SYSTEM AND METHOD FOR CONTROLLING NONVOLATILE MEMORY

VICTIM CACHE WITH DYNAMIC ALLOCATION OF ENTRIES

ATOMIC OPERATIONS AND HISTOGRAM OPERATIONS IN A CACHE PIPELINE

HIGH-THROUGHPUT LOW-LATENCY HYBRID MEMORY MODULE

COORDINATED GARBAGE COLLECTION IN DISTRIBUTED SYSTEMS