Loop control instructions; iterative instructions

Industry

CPC
G06F9/30065

This industry / category may be too specific. Please go to a parent level for more data

Parent Industries

GPHYSICS G06Computing G06FELECTRICAL DIGITAL DATA PROCESSING G06F9/00Arrangements for programme control

Current Industry

G06F9/30065Loop control instructions; iterative instructions

Industries

Please log in for detailed analytics

Patents Grantslast 30 patents

Information Patent Grant
Advanced processor architecture
- Patent number 12,293,193
- Issue date May 6, 2025
- Ubitium GmbH
- Martin Vorbach
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
Efficient processing of nested loops for computing device with mult...
- Patent number 12,293,187
- Issue date May 6, 2025
- Micron Technology, Inc.
- Douglas Vanesko
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
Stream data unit with multiple head registers
- Patent number 12,288,069
- Issue date Apr 29, 2025
- Texas Instruments Incorporated
- Joseph Zbiciak
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
Prediction of number of iterations of a fetching process
- Patent number 12,288,067
- Issue date Apr 29, 2025
- ARM Limited
- Houdhaifa Bouzguarrou
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
Instructions for fused multiply-add operations with variable precis...
- Patent number 12,288,062
- Issue date Apr 29, 2025
- Intel Corporation
- Dipankar Das
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
Processor micro-architecture for compute, save or restore multiple...
- Patent number 12,248,784
- Issue date Mar 11, 2025
- Texas Instruments Incorporated
- Kenichi Tashiro
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
Software compilation for networked processing system
- Patent number 12,242,828
- Issue date Mar 4, 2025
- Advanced Micro Devices, Inc.
- Norman Vernon Douglas Stewart
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
Data initialization techniques
- Patent number 12,242,414
- Issue date Mar 4, 2025
- Intel Corporation
- Abhishek R. Appu
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
Two address translations from a single table look-aside buffer read
- Patent number 12,235,773
- Issue date Feb 25, 2025
- Texas Instruments Incorporated
- Joseph Zbiciak
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
Embedded processor supporting fixed-function kernels
- Patent number 12,223,322
- Issue date Feb 11, 2025
- Microchip Technology Inc.
- Aaron Severance
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
Load/store unit for a tensor engine and methods for loading or stor...
- Patent number 12,217,056
- Issue date Feb 4, 2025
- Celestial AI Inc.
- Philip Winterbottom
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
Systems and methods for programmed branch predictors
- Patent number 12,217,059
- Issue date Feb 4, 2025
- Advanced Micro Devices, Inc.
- Alexander Toufic Freij
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
Systems and methods for improving cache efficiency and utilization
- Patent number 12,210,477
- Issue date Jan 28, 2025
- Intel Corporation
- Altug Koker
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
Artificial intelligence (AI)/machine learning (ML) tensor processor
- Patent number 12,204,456
- Issue date Jan 21, 2025
- Synopsys, Inc.
- Johannes Boonstra
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
Graphics processor data access and sharing
- Patent number 12,204,487
- Issue date Jan 21, 2025
- Intel Corporation
- Altug Koker
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
Dynamic software interface translation for computing in a heterogen...
- Patent number 12,197,919
- Issue date Jan 14, 2025
- Next Silicon Ltd
- Elad Raz
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
Asynchronous input dependency resolution mechanism
- Patent number 12,199,759
- Issue date Jan 14, 2025
- Intel Corporation
- Michal Mrozek
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
Executing a composite scalar-vector VLIW instruction having a repea...
- Patent number 12,182,576
- Issue date Dec 31, 2024
- International Business Machines Corporation
- Bruce M. Fleischer
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
Multi-tile memory management
- Patent number 12,182,062
- Issue date Dec 31, 2024
- Intel Corporation
- Abhishek R. Appu
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
Nested loop control
- Patent number 12,175,244
- Issue date Dec 24, 2024
- Texas Instruments Incorporated
- Kai Chirca
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
Tracking streaming engine vector predicates to control processor ex...
- Patent number 12,164,438
- Issue date Dec 10, 2024
- Texas Instruments Incorporated
- Duc Quang Bui
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
Processor with macro-instruction achieving zero-latency data movement
- Patent number 12,153,921
- Issue date Nov 26, 2024
- Silicon Laboratories Inc.
- Matthew Brandon Gately
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
Cache structure and utilization
- Patent number 12,153,541
- Issue date Nov 26, 2024
- Intel Corporation
- Altug Koker
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
Systolic disaggregation within a matrix accelerator architecture
- Patent number 12,141,094
- Issue date Nov 12, 2024
- Intel Corporation
- Prasoonkumar Surti
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
Implementing specialized instructions for accelerating dynamic prog...
- Patent number 12,141,582
- Issue date Nov 12, 2024
- NVIDIA Corporation
- Maciej Piotr Tyrlik
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
Information processing apparatus, information processing method, an...
- Patent number 12,124,848
- Issue date Oct 22, 2024
- NEC Corporation
- Kento Iwakawa
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
Loop support extensions
- Patent number 12,112,171
- Issue date Oct 8, 2024
- Intel Corporation
- Anant Nori
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
Execution or write mask generation for data selection in a multi-th...
- Patent number 12,106,099
- Issue date Oct 1, 2024
- Micron Technology, Inc.
- Tony M. Brewer
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
Method and apparatus for vector permutation
- Patent number 12,105,635
- Issue date Oct 1, 2024
- Texas Instruments Incorporated
- Timothy David Anderson
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
Searching an array of multi-byte elements using an n-byte search in...
- Patent number 12,106,115
- Issue date Oct 1, 2024
- International Business Machines Corporation
- Motohiro Kawahito
- G06 - COMPUTING CALCULATING COUNTING

Patents Applicationslast 30 patents

Information Patent Application
LOOPING INSTRUCTION
- Publication number 20250165254
- Publication date May 22, 2025
- XMOS LTD
- Hendrik Lambertus MULLER
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Application
DATA INITIALIZATION TECHNIQUES
- Publication number 20250156371
- Publication date May 15, 2025
- Intel Corporation
- Abhishek R. Appu
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Application
Processor, Instruction Fetching Method, and Computer System
- Publication number 20250138826
- Publication date May 1, 2025
- Beijing ESWIN Computing Technology Co., Ltd.
- Kunpeng Zhao
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Application
MULTI-TILE MEMORY MANAGEMENT
- Publication number 20250117356
- Publication date Apr 10, 2025
- Intel Corporation
- Abhishek R. Appu
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Application
NESTED LOOP CONTROL
- Publication number 20250117224
- Publication date Apr 10, 2025
- TEXAS INSTRUMENTS INCORPORATED
- Kai CHIRCA
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Application
SYSTEMS AND METHODS FOR IMPROVING CACHE EFFICIENCY AND UTILIZATION
- Publication number 20250103548
- Publication date Mar 27, 2025
- Intel Corporation
- Altug Koker
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Application
CACHE STRUCTURE AND UTILIZATION
- Publication number 20250103546
- Publication date Mar 27, 2025
- Intel Corporation
- Altug Koker
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Application
TRACKING STREAMING ENGINE VECTOR PREDICATES TO CONTROL PROCESSOR EX...
- Publication number 20250103510
- Publication date Mar 27, 2025
- TEXAS INSTRUMENTS INCORPORATED
- Duc Quang Bui
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Application
IMPLEMENTING SPECIALIZED INSTRUCTIONS FOR ACCELERATING DYNAMIC PROG...
- Publication number 20250068421
- Publication date Feb 27, 2025
- NVIDIA Corporation
- Maciej Piotr TYRLIK
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Application
GRAPHICS PROCESSOR OPERATION SCHEDULING FOR DETERMINISTIC LATENCY
- Publication number 20250028675
- Publication date Jan 23, 2025
- Intel Corporation
- JOYDEEP RAY
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Application
STREAMING ADDRESS GENERATION
- Publication number 20250013467
- Publication date Jan 9, 2025
- TEXAS INSTRUMENTS INCORPORATED
- Timothy David ANDERSON
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Application
SOFTWARE SPLITTING FOR SOFTWARE DEFINED CORES
- Publication number 20250004766
- Publication date Jan 2, 2025
- Jayesh Gaur
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Application
MULTI-TILE MEMORY MANAGEMENT
- Publication number 20250004981
- Publication date Jan 2, 2025
- Intel Corporation
- Abhishek R. Appu
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Application
METHOD AND APPARATUS FOR VECTOR PERMUTATION
- Publication number 20240419606
- Publication date Dec 19, 2024
- TEXAS INSTRUMENTS INCORPORATED
- Timothy David Anderson
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Application
PROCESSOR ARCHITECTURE WITH MEMORY ACCESS CIRCUIT
- Publication number 20240411703
- Publication date Dec 12, 2024
- TEXAS INSTRUMENTS INCORPORATED
- Timothy D. Anderson
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Application
CACHE STRUCTURE AND UTILIZATION
- Publication number 20240411717
- Publication date Dec 12, 2024
- Intel Corporation
- Altug Koker
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Application
COMPRESSION TECHNIQUES
- Publication number 20240403259
- Publication date Dec 5, 2024
- Intel Corporation
- Abhishek R. Appu
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Application
Load/Store Unit for a Tensor Engine and Methods for Loading or Stor...
- Publication number 20240403046
- Publication date Dec 5, 2024
- Celestial AI Inc.
- Philip WINTERBOTTOM
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Application
SYSTEMS AND METHODS FOR BALANCING COMPUTING RESOURCES
- Publication number 20240394059
- Publication date Nov 28, 2024
- Huawei Technologies Co., Ltd
- Henry Fangli KAO
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Application
Apparatus and Method for Implementing a Loop Prediction of Multiple...
- Publication number 20240394064
- Publication date Nov 28, 2024
- Condor Computing Corporation
- Thang Tran
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Application
METHOD AND APPARATUS FOR PERMUTING STREAMED DATA ELEMENTS
- Publication number 20240378158
- Publication date Nov 14, 2024
- TEXAS INSTRUMENTS INCORPORATED
- Soujanya Narnur
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Application
LOOP DETECTION METHOD AND APPARATUS, ELECTRONIC DEVICE, AND STORAGE...
- Publication number 20240370269
- Publication date Nov 7, 2024
- Beijing OceanBase Technology Co., Ltd.
- Xuwang TENG
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Application
GRAPHICS PROCESSORS AND GRAPHICS PROCESSING UNITS HAVING DOT PRODUC...
- Publication number 20240362180
- Publication date Oct 31, 2024
- Intel Corporation
- Subramaniam Maiyuran
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Application
Vector Based Matrix Multiplication
- Publication number 20240354259
- Publication date Oct 24, 2024
- TEXAS INSTRUMENTS INCORPORATED
- Asheesh Bhardwaj
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Application
SORTING VECTOR ELEMENTS USING A COUNT VALUE
- Publication number 20240354260
- Publication date Oct 24, 2024
- TEXAS INSTRUMENTS INCORPORATED
- Timothy David Anderson
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Application
Multi-tile Memory Management for Detecting Cross Tile Access Provid...
- Publication number 20240345990
- Publication date Oct 17, 2024
- Intel Corporation
- Lakshminarayanan Striramassarma
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Application
METHOD AND APPARATUS FOR IMPLIED BIT HANDLING IN FLOATING POINT MUL...
- Publication number 20240330203
- Publication date Oct 3, 2024
- TEXAS INSTRUMENTS INCORPORATED
- Mujibur Rahman
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Application
MULTI-TILE ARCHITECTURE FOR GRAPHICS OPERATIONS
- Publication number 20240320184
- Publication date Sep 26, 2024
- Intel Corporation
- Altug Koker
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Application
Method and Apparatus for Dual Issue Multiply Instructions
- Publication number 20240311313
- Publication date Sep 19, 2024
- TEXAS INSTRUMENTS INCORPORATED
- Timothy David Anderson
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Application
Nested Loop Optimization with Vector Memory Instructions
- Publication number 20240311154
- Publication date Sep 19, 2024
- SiFive, Inc.
- Nicholas Knight
- G06 - COMPUTING CALCULATING COUNTING

Loop control instructions; iterative instructions

Industry

Parent Industries

Current Industry

Patents Grantslast 30 patents

Advanced processor architecture

Efficient processing of nested loops for computing device with mult...

Stream data unit with multiple head registers

Prediction of number of iterations of a fetching process

Instructions for fused multiply-add operations with variable precis...

Processor micro-architecture for compute, save or restore multiple...

Software compilation for networked processing system

Data initialization techniques

Two address translations from a single table look-aside buffer read

Embedded processor supporting fixed-function kernels

Load/store unit for a tensor engine and methods for loading or stor...

Systems and methods for programmed branch predictors

Systems and methods for improving cache efficiency and utilization

Artificial intelligence (AI)/machine learning (ML) tensor processor

Graphics processor data access and sharing

Dynamic software interface translation for computing in a heterogen...

Asynchronous input dependency resolution mechanism

Executing a composite scalar-vector VLIW instruction having a repea...

Multi-tile memory management

Nested loop control

Tracking streaming engine vector predicates to control processor ex...

Processor with macro-instruction achieving zero-latency data movement

Cache structure and utilization

Systolic disaggregation within a matrix accelerator architecture

Implementing specialized instructions for accelerating dynamic prog...

Information processing apparatus, information processing method, an...

Loop support extensions

Execution or write mask generation for data selection in a multi-th...

Method and apparatus for vector permutation

Searching an array of multi-byte elements using an n-byte search in...

Patents Applicationslast 30 patents

LOOPING INSTRUCTION

DATA INITIALIZATION TECHNIQUES

Processor, Instruction Fetching Method, and Computer System

MULTI-TILE MEMORY MANAGEMENT

NESTED LOOP CONTROL

SYSTEMS AND METHODS FOR IMPROVING CACHE EFFICIENCY AND UTILIZATION

CACHE STRUCTURE AND UTILIZATION

TRACKING STREAMING ENGINE VECTOR PREDICATES TO CONTROL PROCESSOR EX...

IMPLEMENTING SPECIALIZED INSTRUCTIONS FOR ACCELERATING DYNAMIC PROG...

GRAPHICS PROCESSOR OPERATION SCHEDULING FOR DETERMINISTIC LATENCY

STREAMING ADDRESS GENERATION

SOFTWARE SPLITTING FOR SOFTWARE DEFINED CORES

MULTI-TILE MEMORY MANAGEMENT

METHOD AND APPARATUS FOR VECTOR PERMUTATION

PROCESSOR ARCHITECTURE WITH MEMORY ACCESS CIRCUIT

CACHE STRUCTURE AND UTILIZATION

COMPRESSION TECHNIQUES

Load/Store Unit for a Tensor Engine and Methods for Loading or Stor...

SYSTEMS AND METHODS FOR BALANCING COMPUTING RESOURCES

Apparatus and Method for Implementing a Loop Prediction of Multiple...

METHOD AND APPARATUS FOR PERMUTING STREAMED DATA ELEMENTS

LOOP DETECTION METHOD AND APPARATUS, ELECTRONIC DEVICE, AND STORAGE...

GRAPHICS PROCESSORS AND GRAPHICS PROCESSING UNITS HAVING DOT PRODUC...

Vector Based Matrix Multiplication

SORTING VECTOR ELEMENTS USING A COUNT VALUE

Multi-tile Memory Management for Detecting Cross Tile Access Provid...

METHOD AND APPARATUS FOR IMPLIED BIT HANDLING IN FLOATING POINT MUL...

MULTI-TILE ARCHITECTURE FOR GRAPHICS OPERATIONS

Method and Apparatus for Dual Issue Multiply Instructions

Nested Loop Optimization with Vector Memory Instructions