the CMCL comprising a common source node of a long tail FET pair as an addition circuit