the CMCL comprising a sample and hold circuit