the counter or frequency divider being connected to a cycle or pulse swallowing circuit

Industry

CPC
H03L7/1803

This industry / category may be too specific. Please go to a parent level for more data

Parent Industries

HELECTRICITY H03Electronic circuits H03LAUTOMATIC CONTROL, STARTING, SYNCHRONISATION, OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES H03L7/00Automatic control of frequency or phase Synchronisation

Current Industry

H03L7/1803the counter or frequency divider being connected to a cycle or pulse swallowing circuit

Industries

Please log in for detailed analytics

Patents Grantslast 30 patents

Information Patent Grant
Pulse elimination circuit, voltage detection circuit and detecting...
- Patent number 12,136,928
- Issue date Nov 5, 2024
- CHIPONE TECHNOLOGY (BEIJING) CO., LTD.
- Jinbo Li
- H03 - BASIC ELECTRONIC CIRCUITRY
Information Patent Grant
System reference (SYSREF) signal system and method
- Patent number 11,483,005
- Issue date Oct 25, 2022
- IQ-Analog, Inc.
- Gregory Uvieghara
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
Calibration of sampling-based multiplying delay-locked loop (MDLL)
- Patent number 11,411,569
- Issue date Aug 9, 2022
- QUALCOMM Incorporated
- Masoud Moslehi Bajestan
- H03 - BASIC ELECTRONIC CIRCUITRY
Information Patent Grant
Methods and apparatus to implement pulse swallowing circuitry in a...
- Patent number 11,387,834
- Issue date Jul 12, 2022
- Texas Instruments Incorporated
- Pranav Kumar
- H03 - BASIC ELECTRONIC CIRCUITRY
Information Patent Grant
Techniques in phase-lock loop configuration in a computing device
- Patent number 10,958,278
- Issue date Mar 23, 2021
- Intel Corporation
- Ariel Gur
- H03 - BASIC ELECTRONIC CIRCUITRY
Information Patent Grant
Frequency converter
- Patent number 10,346,264
- Issue date Jul 9, 2019
- Schmidhauser AG
- Thomas Bisig
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
Method of speeding up output alignment in a digital phase locked loop
- Patent number 10,069,503
- Issue date Sep 4, 2018
- Microsemi Semiconductor ULC
- Changhui Cathy Zhang
- H03 - BASIC ELECTRONIC CIRCUITRY
Information Patent Grant
PLL post divider phase continuity
- Patent number 9,998,129
- Issue date Jun 12, 2018
- QUALCOMM Incorporated
- Jingcheng Zhuang
- H03 - BASIC ELECTRONIC CIRCUITRY
Information Patent Grant
Clock synchronizer
- Patent number 9,973,196
- Issue date May 15, 2018
- NXP B.V.
- Jos Verlinden
- H03 - BASIC ELECTRONIC CIRCUITRY
Information Patent Grant
System, a method and a computer program product for electronic sub-...
- Patent number 8,988,119
- Issue date Mar 24, 2015
- International Business Machines Corporation
- Elad Danny
- H03 - BASIC ELECTRONIC CIRCUITRY
Information Patent Grant
Near-integer channel spur mitigation in a phase-locked loop
- Patent number 8,971,455
- Issue date Mar 3, 2015
- Texas Instruments Incorporated
- Raghu Ganesan
- H03 - BASIC ELECTRONIC CIRCUITRY
Information Patent Grant
Clock generation for N.5 modulus divider
- Patent number 8,558,575
- Issue date Oct 15, 2013
- Applied Micro Circuits Corporation
- Brian Abernethy
- H03 - BASIC ELECTRONIC CIRCUITRY
Information Patent Grant
Semiconductor integrated circuit, radio communication device and ti...
- Patent number 8,451,965
- Issue date May 28, 2013
- Kabushiki Kaisha Toshiba
- Jun Deguchi
- H04 - ELECTRIC COMMUNICATION TECHNIQUE
Information Patent Grant
Phase locked loop circuit having deadlock protection circuit and me...
- Patent number 7,310,009
- Issue date Dec 18, 2007
- Samsung Electronics Co., Ltd.
- Jung-hoon Oh
- H03 - BASIC ELECTRONIC CIRCUITRY
Information Patent Grant
PLL circuit and image display device
- Patent number 7,049,867
- Issue date May 23, 2006
- Matsushita Electric Industrial Co., Ltd.
- Norihide Kinugasa
- H03 - BASIC ELECTRONIC CIRCUITRY
Information Patent Grant
Analog implementation of spread spectrum frequency modulation in a...
- Patent number 7,015,764
- Issue date Mar 21, 2006
- Altera Corporation
- Gregory W. Starr
- H04 - ELECTRIC COMMUNICATION TECHNIQUE
Information Patent Grant
Analog implementation of spread spectrum frequency modulation in a...
- Patent number 6,798,302
- Issue date Sep 28, 2004
- Altera Corporation
- Gregory W. Starr
- H04 - ELECTRIC COMMUNICATION TECHNIQUE
Information Patent Grant
Phase detectors
- Patent number 5,196,804
- Issue date Mar 23, 1993
- Marconi Avionics Limited
- Emerson H. Oetzmann
- H03 - BASIC ELECTRONIC CIRCUITRY

Patents Applicationslast 30 patents

Information Patent Application
UTILIZE THE VOLTAGE-CONTROLLED OSCILLATOR TO CONTINUOUSLY OUTPUT SI...
- Publication number 20240340015
- Publication date Oct 10, 2024
- HORNG TONG ENTERPRISE CO., LTD.
- Chia-Ming Liang
- H03 - BASIC ELECTRONIC CIRCUITRY
Information Patent Application
PULSE ELIMINATION CIRCUIT, VOLTAGE DETECTION CIRCUIT AND DETECTING...
- Publication number 20230412177
- Publication date Dec 21, 2023
- Chipone Technology (Beijing) Co., Ltd.
- Jinbo LI
- H03 - BASIC ELECTRONIC CIRCUITRY
Information Patent Application
Calibration of Sampling-Based Multiplying Delay-Locked Loop (MDLL)
- Publication number 20210409029
- Publication date Dec 30, 2021
- QUALCOMM Incorporated
- Masoud Moslehi Bajestan
- H03 - BASIC ELECTRONIC CIRCUITRY
Information Patent Application
TECHNIQUES IN PHASE-LOCK LOOP CONFIGURATION IN A COMPUTING DEVICE
- Publication number 20210036708
- Publication date Feb 4, 2021
- Intel Corporation
- Ariel Gur
- H03 - BASIC ELECTRONIC CIRCUITRY
Information Patent Application
Method and Apparatus for Clock Signal Distribution
- Publication number 20190056760
- Publication date Feb 21, 2019
- Dabin Zhang
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Application
Frequency Converter
- Publication number 20170357556
- Publication date Dec 14, 2017
- SCHMIDHAUSER AG
- Thomas BISIG
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Application
METHOD OF SPEEDING UP OUTPUT ALIGNMENT IN A DIGITAL PHASE LOCKED LOOP
- Publication number 20170346494
- Publication date Nov 30, 2017
- MICROSEMI SEMICONDUCTOR ULC
- Changhui Cathy Zhang
- H03 - BASIC ELECTRONIC CIRCUITRY
Information Patent Application
SYSTEMS AND METHODS FOR FAST LOCAL OSCILLATOR PHASE FLIP
- Publication number 20170279597
- Publication date Sep 28, 2017
- QUALCOMM Incorporated
- Hyunsik Park
- H04 - ELECTRIC COMMUNICATION TECHNIQUE
Information Patent Application
CLOCK SYNCHRONIZER
- Publication number 20160294398
- Publication date Oct 6, 2016
- NXP B.V.
- Jos Verlinden
- H04 - ELECTRIC COMMUNICATION TECHNIQUE
Information Patent Application
NEAR-INTEGER CHANNEL SPUR MITIGATION IN A PHASE-LOCKED LOOP
- Publication number 20130147529
- Publication date Jun 13, 2013
- Raghu Ganesan
- H03 - BASIC ELECTRONIC CIRCUITRY
Information Patent Application
SEMICONDUCTOR INTEGRATED CIRCUIT, RADIO COMMUNICATION DEVICE AND TI...
- Publication number 20120063520
- Publication date Mar 15, 2012
- Kabushiki Kaisha Toshiba
- Jun Deguchi
- H04 - ELECTRIC COMMUNICATION TECHNIQUE
Information Patent Application
Phase locked loop circuit having deadlock protection circuit and me...
- Publication number 20060125536
- Publication date Jun 15, 2006
- Jung-hoon Oh
- H03 - BASIC ELECTRONIC CIRCUITRY
Information Patent Application
PLL circuit and image display device
- Publication number 20050040872
- Publication date Feb 24, 2005
- MATSUSHITA ELECTRIC INDUSTRIAL CO., LTD.
- Norihide Kinugasa
- H03 - BASIC ELECTRONIC CIRCUITRY
Information Patent Application
Analog implementation of spread spectrum frequency modulation in a...
- Publication number 20050030114
- Publication date Feb 10, 2005
- Gregory W. Starr
- H04 - ELECTRIC COMMUNICATION TECHNIQUE
Information Patent Application
Analog implementation of spread spectrum frequency modulation in a...
- Publication number 20030160641
- Publication date Aug 28, 2003
- Gregory W. Starr
- H04 - ELECTRIC COMMUNICATION TECHNIQUE

the counter or frequency divider being connected to a cycle or pulse swallowing circuit

Industry

Parent Industries

Current Industry

Patents Grantslast 30 patents

Pulse elimination circuit, voltage detection circuit and detecting...

System reference (SYSREF) signal system and method

Calibration of sampling-based multiplying delay-locked loop (MDLL)

Methods and apparatus to implement pulse swallowing circuitry in a...

Techniques in phase-lock loop configuration in a computing device

Frequency converter

Method of speeding up output alignment in a digital phase locked loop

PLL post divider phase continuity

Clock synchronizer

System, a method and a computer program product for electronic sub-...

Near-integer channel spur mitigation in a phase-locked loop

Clock generation for N.5 modulus divider

Semiconductor integrated circuit, radio communication device and ti...

Phase locked loop circuit having deadlock protection circuit and me...

PLL circuit and image display device

Analog implementation of spread spectrum frequency modulation in a...

Analog implementation of spread spectrum frequency modulation in a...

Phase detectors

Patents Applicationslast 30 patents

UTILIZE THE VOLTAGE-CONTROLLED OSCILLATOR TO CONTINUOUSLY OUTPUT SI...

PULSE ELIMINATION CIRCUIT, VOLTAGE DETECTION CIRCUIT AND DETECTING...

Calibration of Sampling-Based Multiplying Delay-Locked Loop (MDLL)

TECHNIQUES IN PHASE-LOCK LOOP CONFIGURATION IN A COMPUTING DEVICE

Method and Apparatus for Clock Signal Distribution

Frequency Converter

METHOD OF SPEEDING UP OUTPUT ALIGNMENT IN A DIGITAL PHASE LOCKED LOOP

SYSTEMS AND METHODS FOR FAST LOCAL OSCILLATOR PHASE FLIP

CLOCK SYNCHRONIZER

NEAR-INTEGER CHANNEL SPUR MITIGATION IN A PHASE-LOCKED LOOP

SEMICONDUCTOR INTEGRATED CIRCUIT, RADIO COMMUNICATION DEVICE AND TI...

Phase locked loop circuit having deadlock protection circuit and me...

PLL circuit and image display device

Analog implementation of spread spectrum frequency modulation in a...

Analog implementation of spread spectrum frequency modulation in a...