to perform operations on memory

Industry

CPC
G06F9/3004

This industry / category may be too specific. Please go to a parent level for more data

Parent Industries

GPHYSICS G06Computing G06FELECTRICAL DIGITAL DATA PROCESSING G06F9/00Arrangements for programme control

Current Industry

G06F9/3004to perform operations on memory

Industries

Please log in for detailed analytics

Patents Grantslast 30 patents

Information Patent Grant
Systems and methods for improving cache efficiency and utilization
- Patent number 12,210,477
- Issue date Jan 28, 2025
- Intel Corporation
- Altug Koker
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
Aggressive write flush scheme for a victim cache
- Patent number 12,210,463
- Issue date Jan 28, 2025
- Texas Instruments Incorporated
- Naveen Bhoria
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
Overlay layer hardware unit for network of processor cores
- Patent number 12,210,478
- Issue date Jan 28, 2025
- Tenstorrent Inc.
- Ivan Matosevic
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
Implicit global pointer relative addressing for global memory access
- Patent number 12,210,876
- Issue date Jan 28, 2025
- MIPS Tech, LLC
- James Hippisley Robinson
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
Cache to receive firmware generated data during firmware update
- Patent number 12,210,784
- Issue date Jan 28, 2025
- Microsoft Technology Licensing, LLC
- Mallik Bulusu
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
Compute-in-memory systems and methods
- Patent number 12,210,873
- Issue date Jan 28, 2025
- Altera Corporation
- Eriko Nurvitadhi
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
Graphics processor data access and sharing
- Patent number 12,204,487
- Issue date Jan 21, 2025
- Intel Corporation
- Altug Koker
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
Predicates for processing-in-memory
- Patent number 12,204,900
- Issue date Jan 21, 2025
- Advanced Micro Devices, Inc.
- Nuwan S Jayasena
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
Cache support for indirect loads and indirect stores in graph appli...
- Patent number 12,204,901
- Issue date Jan 21, 2025
- Intel Corporation
- Robert Pawlowski
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
Transparent and remote kernel execution in a heterogeneous computin...
- Patent number 12,204,940
- Issue date Jan 21, 2025
- Xilinx, Inc.
- Sonal Santan
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
Processor supporting position-independent addressing
- Patent number 12,204,907
- Issue date Jan 21, 2025
- Oracle International Corporation
- Mario Wolczko
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
Flushing cache lines involving persistent memory
- Patent number 12,204,441
- Issue date Jan 21, 2025
- Altera Corporation
- Sharath Raghava
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
System and method for image projection mapping
- Patent number 12,204,235
- Issue date Jan 21, 2025
- Snap Inc.
- Simon Saito Haagen Nielsen
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
Low-latency input data staging to execute kernels
- Patent number 12,197,350
- Issue date Jan 14, 2025
- Samsung Electronics Co., Ltd.
- Marie Mai Nguyen
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
Processors with security levels adjustable per applications
- Patent number 12,197,627
- Issue date Jan 14, 2025
- Lodestar Licensing Group LLC
- Steven Jeffrey Wallach
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
Methods and apparatus to reduce bank pressure using aggressive writ...
- Patent number 12,197,347
- Issue date Jan 14, 2025
- Texas Instruments Incorporated
- Naveen Bhoria
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
Hardware coherence signaling protocol
- Patent number 12,197,331
- Issue date Jan 14, 2025
- Texas Instruments Incorporated
- Abhijeet Ashok Chachad
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
Zero latency prefetching in caches
- Patent number 12,197,334
- Issue date Jan 14, 2025
- Texas Instruments Incorporated
- Oluleye Olorode
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
Streaming engine with multi dimensional circular addressing selecta...
- Patent number 12,197,343
- Issue date Jan 14, 2025
- Texas Instruments Incorporated
- Joseph Zbiciak
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
Method and apparatus to expedite system services using processing-i...
- Patent number 12,197,378
- Issue date Jan 14, 2025
- Advanced Micro Devices, Inc.
- Jagadish B Kotra
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
Methods and systems for improved deduplication performance using pr...
- Patent number 12,189,493
- Issue date Jan 7, 2025
- Veritas Technologies LLC
- Yaobin Qin
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
Cooperative garbage collection barrier elision
- Patent number 12,190,112
- Issue date Jan 7, 2025
- Oracle International Corporation
- Erik Österlund
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
Fully pipelined read-modify-write support
- Patent number 12,189,540
- Issue date Jan 7, 2025
- Texas Instruments Incorporated
- Naveen Bhoria
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
Multi-tile memory management
- Patent number 12,182,062
- Issue date Dec 31, 2024
- Intel Corporation
- Abhishek R. Appu
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
Methods and apparatus for allocation in a victim cache system
- Patent number 12,182,038
- Issue date Dec 31, 2024
- Texas Instruments Incorporated
- Naveen Bhoria
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
Systems, methods, and apparatuses for tile load, multiplication and...
- Patent number 12,182,571
- Issue date Dec 31, 2024
- Intel Corporation
- Robert Valentine
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
Thread priority management in a multi-threaded, self-scheduling pro...
- Patent number 12,182,622
- Issue date Dec 31, 2024
- Micron Technology, Inc.
- Tony M. Brewer
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
Interrupt cache configuration
- Patent number 12,182,611
- Issue date Dec 31, 2024
- Advanced Micro Devices, Inc.
- Philip Ng
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
Systems and methods for computing dot products of nibbles in two ti...
- Patent number 12,182,568
- Issue date Dec 31, 2024
- Intel Corporation
- Raanan Sade
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
Call and return instructions for saving and restoring different set...
- Patent number 12,182,572
- Issue date Dec 31, 2024
- Infineon Technologies AG
- Manoj Kumar Harihar
- G06 - COMPUTING CALCULATING COUNTING

Patents Applicationslast 30 patents

Information Patent Application
METHODS AND APPARATUS FOR READ-MODIFY-WRITE SUPPORT IN MULTI-BANKED...
- Publication number 20250036573
- Publication date Jan 30, 2025
- TEXAS INSTRUMENTS INCORPORATED
- Naveen Bhoria
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Application
INTER-PROCESS SERVING OF MACHINE LEARNING FEATURES FROM MAPPED MEMO...
- Publication number 20250036407
- Publication date Jan 30, 2025
- CLOUDFLARE, INC.
- Oleksandr Bocharov
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Application
PADDING IN A STREAM OF MATRIX ELEMENTS
- Publication number 20250036411
- Publication date Jan 30, 2025
- TEXAS INSTRUMENTS INCORPORATED
- Son Hung Tran
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Application
PARALLELIZED SCRUBBING TRANSACTIONS
- Publication number 20250036522
- Publication date Jan 30, 2025
- TEXAS INSTRUMENTS INCORPORATED
- David Matthew THOMPSON
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Application
METHOD FOR PREFETCHING FUNCTION SEGMENT AND NETWORK DEVICE
- Publication number 20250036414
- Publication date Jan 30, 2025
- Huawei Technologies Co., Ltd
- Hui Chen
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Application
PROCESSOR
- Publication number 20250036409
- Publication date Jan 30, 2025
- Fujitsu Limited
- Sota SAKASHITA
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Application
COMPUTATIONAL MEMORY WITH COOPERATION AMONG ROWS OF PROCESSING ELEM...
- Publication number 20250036592
- Publication date Jan 30, 2025
- UNTETHER AI CORPORATION
- William Martin SNELGROVE
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Application
METHODS AND APPARATUS FOR PERFORMING MATRIX TRANSFORMATIONS WITHIN...
- Publication number 20250036718
- Publication date Jan 30, 2025
- Micron Technology, Inc.
- Fa-Long Luo
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Application
GRAPHICS PROCESSOR OPERATION SCHEDULING FOR DETERMINISTIC LATENCY
- Publication number 20250028675
- Publication date Jan 23, 2025
- Intel Corporation
- JOYDEEP RAY
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Application
VICTIM CACHE WITH DYNAMIC ALLOCATION OF ENTRIES
- Publication number 20250028652
- Publication date Jan 23, 2025
- TEXAS INSTRUMENTS INCORPORATED
- Naveen BHORIA
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Application
ATOMIC OPERATIONS AND HISTOGRAM OPERATIONS IN A CACHE PIPELINE
- Publication number 20250028651
- Publication date Jan 23, 2025
- TEXAS INSTRUMENTS INCORPORATED
- Naveen Bhoria
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Application
DISTRIBUTED GRAPHICS PROCESSOR UNIT ARCHITECTURE
- Publication number 20250028676
- Publication date Jan 23, 2025
- Micron Technology, Inc.
- Dmitri Yudanov
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Application
PREDICTING A LOAD VALUE FOR A SUBSEQUENT LOAD OPERATION
- Publication number 20250028531
- Publication date Jan 23, 2025
- ARM Limited
- Alexander Cole SHULYAK
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Application
GLOBAL COHERENCE OPERATIONS
- Publication number 20250028551
- Publication date Jan 23, 2025
- TEXAS INSTRUMENTS INCORPORATED
- Abhijeet Ashok CHACHAD
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Application
METHOD FOR EXECUTION OF BUS CONTROLLER, COMPUTER DEVICE AND STORAGE...
- Publication number 20250021334
- Publication date Jan 16, 2025
- ACROVIEW TECHNOLOGY CO., LTD
- Zhiping Zhang
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Application
CACHE COHERENCE SHARED STATE SUPPRESSION
- Publication number 20250013569
- Publication date Jan 9, 2025
- TEXAS INSTRUMENTS INCORPORATED
- Abhijeet Ashok CHACHAD
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Application
CONTROLLING WHICH MEMORY SOURCE IS UTILIZED FOR FETCHING INSTRUCTIO...
- Publication number 20250013469
- Publication date Jan 9, 2025
- MICROCHIP TECHNOLOGY INCORPORATED
- Ivar Holand
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Application
APPARATUS AND METHOD FOR A LOAD INSTRUCTION WITH A READ-SHARED INDI...
- Publication number 20250004765
- Publication date Jan 2, 2025
- Intel Coporation
- Christopher J. HUGHES
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Application
SOFTWARE SPLITTING FOR SOFTWARE DEFINED CORES
- Publication number 20250004766
- Publication date Jan 2, 2025
- Jayesh Gaur
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Application
POWER EFFICIENT MULTI-BIT STORAGE SYSTEM
- Publication number 20250004780
- Publication date Jan 2, 2025
- Taiwan Semiconductor Manufacturing Company Limited
- Kai-Chi HUANG
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Application
SYSTEMS, METHODS, AND APPARATUSES FOR TILE LOAD
- Publication number 20250004716
- Publication date Jan 2, 2025
- Intel Corporation
- Robert VALENTINE
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Application
MULTI-TILE MEMORY MANAGEMENT
- Publication number 20250004981
- Publication date Jan 2, 2025
- Intel Corporation
- Abhishek R. Appu
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Application
ERROR CORRECTION WITH MEMORY SAFETY AND COMPARTMENTALIZATION
- Publication number 20250004879
- Publication date Jan 2, 2025
- Intel Corporation
- David M. Durham
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Application
PROCESSORS, METHODS, SYSTEMS, AND INSTRUCTIONS TO ATOMICALLY STORE...
- Publication number 20240427728
- Publication date Dec 26, 2024
- Intel Corporation
- Vedvyas Shanbhogue
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Application
VECTOR COMPUTATIONAL UNIT
- Publication number 20240427729
- Publication date Dec 26, 2024
- Tesla, Inc.
- Debjit Das Sarma
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Application
ORDER-PRESERVING METHOD AND SYSTEM FOR MULTIPLE SETS OF LOAD STORE...
- Publication number 20240427603
- Publication date Dec 26, 2024
- Rivai Technologies (Shenzhen) Co., Ltd.
- Xiangyu Mao
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Application
VECTOR FRIENDLY INSTRUCTION FORMAT AND EXECUTION THEREOF
- Publication number 20240427600
- Publication date Dec 26, 2024
- Intel Corporation
- Robert C. VALENTINE
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Application
SYSTEMS AND METHODS FOR PARALLEL DATA PROCESSING
- Publication number 20240419450
- Publication date Dec 19, 2024
- Samsung Electronics Co., Ltd.
- Mohammadreza SOLTANIYEH
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Application
CACHE CONTROL CIRCUIT WITH FETCH HYSTERESIS
- Publication number 20240419324
- Publication date Dec 19, 2024
- TEXAS INSTRUMENTS INCORPORATED
- Matthew Pierson
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Application
METHODS AND APPARATUS FOR EVICTION IN DUAL DATAPATH VICTIM CACHE SY...
- Publication number 20240419607
- Publication date Dec 19, 2024
- TEXAS INSTRUMENTS INCORPORATED
- Naveen Bhoria
- G06 - COMPUTING CALCULATING COUNTING

to perform operations on memory

Industry

Parent Industries

Current Industry

Patents Grantslast 30 patents

Systems and methods for improving cache efficiency and utilization

Aggressive write flush scheme for a victim cache

Overlay layer hardware unit for network of processor cores

Implicit global pointer relative addressing for global memory access

Cache to receive firmware generated data during firmware update

Compute-in-memory systems and methods

Graphics processor data access and sharing

Predicates for processing-in-memory

Cache support for indirect loads and indirect stores in graph appli...

Transparent and remote kernel execution in a heterogeneous computin...

Processor supporting position-independent addressing

Flushing cache lines involving persistent memory

System and method for image projection mapping

Low-latency input data staging to execute kernels

Processors with security levels adjustable per applications

Methods and apparatus to reduce bank pressure using aggressive writ...

Hardware coherence signaling protocol

Zero latency prefetching in caches

Streaming engine with multi dimensional circular addressing selecta...

Method and apparatus to expedite system services using processing-i...

Methods and systems for improved deduplication performance using pr...

Cooperative garbage collection barrier elision

Fully pipelined read-modify-write support

Multi-tile memory management

Methods and apparatus for allocation in a victim cache system

Systems, methods, and apparatuses for tile load, multiplication and...

Thread priority management in a multi-threaded, self-scheduling pro...

Interrupt cache configuration

Systems and methods for computing dot products of nibbles in two ti...

Call and return instructions for saving and restoring different set...

Patents Applicationslast 30 patents

METHODS AND APPARATUS FOR READ-MODIFY-WRITE SUPPORT IN MULTI-BANKED...

INTER-PROCESS SERVING OF MACHINE LEARNING FEATURES FROM MAPPED MEMO...

PADDING IN A STREAM OF MATRIX ELEMENTS

PARALLELIZED SCRUBBING TRANSACTIONS

METHOD FOR PREFETCHING FUNCTION SEGMENT AND NETWORK DEVICE

PROCESSOR

COMPUTATIONAL MEMORY WITH COOPERATION AMONG ROWS OF PROCESSING ELEM...

METHODS AND APPARATUS FOR PERFORMING MATRIX TRANSFORMATIONS WITHIN...

GRAPHICS PROCESSOR OPERATION SCHEDULING FOR DETERMINISTIC LATENCY

VICTIM CACHE WITH DYNAMIC ALLOCATION OF ENTRIES

ATOMIC OPERATIONS AND HISTOGRAM OPERATIONS IN A CACHE PIPELINE

DISTRIBUTED GRAPHICS PROCESSOR UNIT ARCHITECTURE

PREDICTING A LOAD VALUE FOR A SUBSEQUENT LOAD OPERATION

GLOBAL COHERENCE OPERATIONS

METHOD FOR EXECUTION OF BUS CONTROLLER, COMPUTER DEVICE AND STORAGE...

CACHE COHERENCE SHARED STATE SUPPRESSION

CONTROLLING WHICH MEMORY SOURCE IS UTILIZED FOR FETCHING INSTRUCTIO...

APPARATUS AND METHOD FOR A LOAD INSTRUCTION WITH A READ-SHARED INDI...

SOFTWARE SPLITTING FOR SOFTWARE DEFINED CORES

POWER EFFICIENT MULTI-BIT STORAGE SYSTEM

SYSTEMS, METHODS, AND APPARATUSES FOR TILE LOAD

MULTI-TILE MEMORY MANAGEMENT

ERROR CORRECTION WITH MEMORY SAFETY AND COMPARTMENTALIZATION

PROCESSORS, METHODS, SYSTEMS, AND INSTRUCTIONS TO ATOMICALLY STORE...

VECTOR COMPUTATIONAL UNIT

ORDER-PRESERVING METHOD AND SYSTEM FOR MULTIPLE SETS OF LOAD STORE...

VECTOR FRIENDLY INSTRUCTION FORMAT AND EXECUTION THEREOF

SYSTEMS AND METHODS FOR PARALLEL DATA PROCESSING

CACHE CONTROL CIRCUIT WITH FETCH HYSTERESIS

METHODS AND APPARATUS FOR EVICTION IN DUAL DATAPATH VICTIM CACHE SY...