3D capacitor and capacitor array fabricating photoactive substrates

Information

  • Patent Grant
  • 12165809
  • Patent Number
    12,165,809
  • Date Filed
    Wednesday, January 26, 2022
    2 years ago
  • Date Issued
    Tuesday, December 10, 2024
    9 days ago
Abstract
The present invention provides a method of fabrication and device made by preparing a photosensitive glass substrate comprising at least silica, lithium oxide, aluminum oxide, and cerium oxide, masking a design layout comprising one or more holes or post to form one or more high surface area capacitive device for monolithic system level integration on a glass substrate.
Description
STATEMENT OF FEDERALLY FUNDED RESEARCH

None.


TECHNICAL FIELD OF INVENTION

The present invention relates to creating a three-dimensional capacitor structure in a photosensitive in-glass ceramic substrate, in particular, creating capacitors and in conjunction with other passive components for filters, surge protectors and storage for electronic, microwave and radio frequencies.


BACKGROUND OF THE INVENTION

Photosensitive glass structures have been suggested for a number of micromachining and microfabrication processes such as integrated electronic elements in conjunction with other elements systems or subsystems. Silicon microfabrication of traditional glass is expensive and low yield while injection modeling or embossing processes produce inconsistent shapes. Silicon microfabrication processes rely on expensive capital equipment; photolithography and reactive ion etching or ion beam milling tools that generally cost in excess of one million dollars each and require an ultra-clean, high-production silicon fabrication facility costing millions to billions more. Injection molding and embossing are less costly methods of producing a three dimensional shapes but generate defects within the transfer or have differences due to the stochastic curing process.


This invention creates a cost effective glass ceramic three-dimensional capacitor structure or three-dimensional capacitor array device. Where a glass ceramic substrate has demonstrated capability to form such structures through the processing of both the vertical as well as horizontal planes either separately or at the same time to form two or three-dimensional Capacitive devices.


SUMMARY OF THE INVENTION

The present invention includes a method to fabricate a substrate with one or more, two or three dimensional capacitor devices by preparing a photosensitive glass substrate with via or post and further coating or filling with one or more conductive layer typically a metal, dielectric material and a top layer conductive layer typically a metal.


A method of fabrication and device made by preparing a photosensitive glass ceramic composite substrate including at least silica, lithium oxide, aluminum oxide, and cerium oxide, masking a design layout including one or more, two or three dimensional capacitor device in the photosensitive glass substrate, exposing at least one portion of the photosensitive glass substrate to an activating energy source, exposing the photosensitive glass substrate to a heating phase of at least ten minutes above its glass transition temperature, cooling the photosensitive glass substrate to transform at least part of the exposed glass to a crystalline material to form a glass-crystalline substrate and etching the glass-crystalline substrate with an etchant solution to form one or more angled channels or through holes that are then used in the creation of capacitive device.


The present invention provides a glass ceramics capacitive device including: a first glass-crystalline substrate including one or more electrical conduction paths in the glass-crystalline substrate, and a metal coating applied to the one or more electrical conduction paths, wherein the first glass-crystalline substrate includes at least silica, lithium oxide, aluminum oxide, and cerium oxide; a second glass-crystalline substrate including: one or more second electrical conduction paths in the second glass-crystalline substrate; and a second metal coating applied to the one or more second electrical conduction paths, wherein the second glass-crystalline substrate includes at least silica, lithium oxide, aluminum oxide, and cerium oxide; a layer of dielectric material positioned between the first glass-crystalline substrate and the second glass-crystalline substrate; and one or more via, posts, channels, or a combination thereof connecting the first glass-crystalline substrate and the second glass-crystalline substrate. The first termination may be connected to the first glass-crystalline substrate and the second termination may be connected to the second glass-crystalline substrate. The glass ceramics capacitive device may perform as a voltage storage. The metal coating, the second metal coating or both may be Au, Ag, Pt, Cu, W, TiW, TiN, TaN, WN, Al2O3 or mixtures and alloys thereof. The dielectric layer may be Ta2O5, Al2O3 or other vapor phase dielectrics including but not limited to Al2O3.


The present invention provides a method of making a capacitive device created in or on photosensitive glass ceramics including the steps of: providing a photosensitive glass ceramic substrate including at least silica, lithium oxide, aluminum oxide, and cerium oxide; masking a design layout on the photosensitive glass ceramic substrate, wherein the design layout includes one or more structures to form one or more electrical conduction paths; exposing at least one portion of the photosensitive glass ceramic substrate to an activating energy source; heating the photosensitive glass ceramic substrate to a heating phase of at least ten minutes above its glass transition temperature; cooling the photosensitive glass ceramic substrate to transform at least part of the exposed glass to a crystalline material to form a glass-crystalline substrate; etching the glass-crystalline substrate with an etchant solution to form the one or more three dimensional etched structure in the glass-crystalline substrate; optionally converting a portion of the glass-crystalline substrate adjacent to the three dimensional etched structure to a ceramic phase; rinsing the glass-crystalline substrate with a dilute glass etchant to form a high surface area texture to glass area; coating the via or post channels with a first metal to form a bottom electrode; coating at least a portion of the structure with a dielectric media; coating the via or post channels with a second metal to form a top electrode; removing at least a portion of the top and dielectric media to provide electrical contact or free standing device; and connecting the first metal, the second metal or both to a circuitry through a surface or buried contact.


The coating of the first metal, the second metal or both uses atomic layer deposition (ALD). The glass ceramics capacitive device preforms as a voltage storage. The first metal, the second metal or both include Au, Ag, Pt, Cu, W, TiW, TiN, TaN, WN, Al2O3 or mixtures and alloys thereof. The dielectric layer may be Ta2O5, Al2O3 or other vapor phase dielectrics.


In one embodiment, the present invention includes a method of making a capacitive device within one or more three-dimensional structures etched within a single photosensitive glass ceramic substrate, including: providing a photosensitive glass ceramic substrate including silica, lithium oxide, aluminum oxide, and cerium oxide; masking a design layout on the photosensitive glass ceramic substrate, wherein the design layout includes one or more structures to form one or more three-dimensional structures; exposing at least one portion of the photosensitive glass ceramic substrate to an activating energy source; heating the photosensitive glass ceramic substrate for at least ten minutes to a temperature above its glass transition temperature; cooling the photosensitive glass ceramic substrate to transform at least part of the exposed photosensitive glass ceramic substrate to a crystalline material to form a glass-crystalline substrate; etching the glass-crystalline substrate with an etchant solution to form the one or more three-dimensional etched structures in the glass-crystalline substrate, wherein the etched glass-crystalline substrate and an unexposed portion of the photosensitive glass substrate have an anisotropic etch ratio of at least 30:1; rinsing an interior surface of each of the one or more three dimensional etched structures with a dilute glass etchant to increase the surface area of the interior surface to increase a capacitance of the glass ceramic capacitive device; coating at least a portion of the interior surface of each of the one or more three dimensional etched structures with a first metal to form a bottom electrode; coating at least a portion of the bottom electrode with a dielectric media; coating at least a portion of the dielectric media with a second metal to form a top electrode; and removing at least a portion of the top electrode and the dielectric media to provide an electrical contact configured to make an electrical connection between the capacitive device and a circuitry. In one aspect, the method further includes converting a portion of the glass-crystalline substrate adjacent to the one or more three dimensional etched structures to a ceramic phase. In another aspect, the coating with the first metal, the coating with the second metal, or both are performed with atomic layer deposition (ALD). In another aspect, the first metal, the second metal, or both include Au, Ag, Pt, Cu, W, TiW, TiN, TaN, WN, Al2O3, a mixture of two or more thereof, or an alloy of two or more thereof. In another aspect, the dielectric layer includes Ta2O5, Al2O3 or another vapor-phase dielectric, or a combination thereof.


In another embodiment, the present invention includes a capacitive device including: a photosensitive glass ceramic substrate including silica, lithium oxide, aluminum oxide, and cerium oxide; a glass-crystalline substrate; and one or more three-dimensional structures etched in the glass-crystalline substrate, wherein the glass-crystalline substrate and a non-glass-crystalline portion of the photosensitive glass substrate have an anisotropic etch ratio of at least 30:1, each three-dimensional structure including an interior surface with a high-surface-area texture; a first metal coating disposed on at least a portion the interior surface of each three-dimensional structure as a bottom electrode; a dielectric coating disposed on a least a portion of the bottom electrode; a second metal coating disposed on at least a portion of the dielectric coating as a top electrode; and one or more surface contacts or one or more buried contacts in electrical communication with the bottom electrode or the top electrode and configured to be connected to a circuitry. In one aspect, the device further includes a ceramic phase adjacent to the one or more three dimensional etched structures. In another aspect, the coating with the first metal, the coating with the second metal, or both are disposed with atomic layer deposition (ALD). In another aspect, the first metal, the second metal, or both include Au, Ag, Pt, Cu, W, TiW, TiN, TaN, WN, Al2O3, a mixture of two or more thereof, or an alloy of two or more thereof. In another aspect, the dielectric layer includes Ta2O5, Al2O3, another vapor-phase dielectric, or a combination thereof.


In another embodiment, the present invention includes a capacitive device including a single photosensitive glass ceramic substrate including: silica, lithium oxide, aluminum oxide, and cerium oxide; a first glass-crystalline substrate; a second glass-crystalline substrate; a three-dimensional structure etched in the first glass-crystalline substrate and the second glass-crystalline substrate, wherein the first and second glass-crystalline substrates and a non-glass-crystalline portion of the photosensitive glass substrate have an anisotropic etch ratio of at least 30:1; a first metal coating disposed on the first glass-crystalline substrate; a second metal coating disposed on the second glass-crystalline substrate; a layer of dielectric material disposed between the first glass-crystalline substrate and the second glass-crystalline substrate; and one or more vias, one or more post channels, or a combination thereof directly connecting the first glass-crystalline substrate and the second glass-crystalline substrate, wherein the one or more vias or one or more post channels are formed having a high-surface area texture that provides an increased capacitance in the capacitive device. In one aspect, the capacitive device further includes a ceramic phase adjacent to the three-dimensional structure. In another aspect, the first metal coating, the second metal coating, or both are disposed with atomic layer deposition (ALD). In another aspect, the first metal, the second metal, or both include Au, Ag, Pt, Cu, W, TiW, TiN, TaN, WN, Al2O3, a mixture of two or more thereof, or an alloy of two or more thereof. In another aspect, the dielectric material includes Ta2O5, Al2O3, another vapor-phase dielectric, or a combination thereof.





BRIEF DESCRIPTION OF THE DRAWINGS

Further benefits and advantages of the present invention will become more apparent from the following description of various embodiments that are given by way of example with reference to the accompanying drawings:



FIG. 1 Show a through hole via with 65 μm diameter, 72 μm center-to-center pitch.



FIG. 2 Blind via in a 1 mm thick substrate where the via depth is 440 μm and the top diameter is 41 μm and bottom diameter is 19 μm.



FIGS. 3A-3B show the top view of high surface area and high aspect ratio devices in/on APEX® Glass.



FIG. 4 Side view of filled through hole via in/on APEX® Glass.



FIGS. 5A-5B Show an exploded view of a blind via with the ADL capacitor structure.





DESCRIPTION OF THE INVENTION

While the making and using of various embodiments of the present invention are discussed in detail below, it should be appreciated that the present invention provides many applicable inventive concepts that can be embodied in a wide variety of specific contexts. The specific embodiments discussed herein are merely illustrative of specific ways to make and use the invention and do not delimit the scope of the invention.


To facilitate the understanding of this invention, a number of terms are defined below. Terms defined herein have meanings as commonly understood by a person of ordinary skill in the areas relevant to the present invention. Terms such as “a”, “an” and “the” are not intended to refer to only a singular entity, but include the general class of which a specific example may be used for illustration. The terminology herein is used to describe specific embodiments of the invention, but their usage does not delimit the invention, except as outlined in the claims.


To address these needs, the present inventors developed a glass ceramic (APEX®) Glass ceramic) as a novel packaging and substrate material for semiconductors, RF electronics, microwave electronics, and optical imaging. APEX® Glass ceramic is processed using first generation semiconductor equipment in a simple three step process and the final material can be fashioned into either glass, ceramic, or contain regions of both glass and ceramic. The APEX® Glass ceramic possesses several benefits over current materials, including: easily fabricated high density via, demonstrated microfluidic capability, micro-lens or micro-lens array, high Young's modulus for stiffer packages, halogen free manufacturing, and economical manufacturing. Photoetchable glasses have several advantages for the fabrication of a wide variety of microsystems components. Microstructures have been produced relatively inexpensively with these glasses using conventional semiconductor processing equipment. In general, glasses have high temperature stability, good mechanical and electrical properties, and have better chemical resistance than plastics and many metals. To our knowledge, the only commercially available photoetchable glass is FOTURAN®, made by Schott Corporation and imported into the U.S. only by Invenios Inc. FOTURAN® comprises a lithium-aluminum-silicate glass containing traces of silver ions plus other trace elements specifically silicon oxide (SiO2) of 75-85% by weight, lithium oxide (Li2O) of 7-11% by weight, aluminum oxide (Al2O3) of 3-6% by weight, sodium oxide (Na2O) of 1-2% by weight, 0.2-0.5% by weight antimonium trioxide (Sb2O3) or arsenic oxide (As2O3), silver oxide (Ag2O) of 0.05-0.15% by weight, and cerium oxide (CeO2) of 0.01-0.04% by weight. As used herein the terms “APEX® Glass ceramic”, “APEX® glass” or simply “APEX®” is used to denote one embodiment of the glass ceramic composition of the present invention.


When exposed to UV-light within the absorption band of cerium oxide the cerium oxide acts as sensitizers, absorbing a photon and losing an electron that reduces neighboring silver oxide to form silver atoms, e.g.,

Ce3++Ag+=□Ce4++Ag0


The silver atoms coalesce into silver nanoclusters during the baking process and induce nucleation sites for crystallization of the surrounding glass. If exposed to UV light through a mask, only the exposed regions of the glass will crystallize during subsequent heat treatment.


This heat treatment must be performed at a temperature near the glass transformation temperature (e.g., greater than 465° C. in air for FOTURAN®). The crystalline phase is more soluble in etchants, such as hydrofluoric acid (HF), than the unexposed vitreous, amorphous regions. In particular, the crystalline regions of FOTURAN® are etched about 20 times faster than the amorphous regions in 10% HF, enabling microstructures with wall slopes ratios of about 20:1 when the exposed regions are removed.


Generally, glass ceramics materials have had limited success in microstructure formation plagued by performance, uniformity, usability by others and availability issues. Past glass-ceramic materials have yield etch aspect-ratio of approximately 15:1, in contrast APEX® Glass has an average etch aspect ratio greater than 50:1. This allows users to create smaller and deeper features. Additionally, our manufacturing process enables product yields of greater than 90% (legacy glass yields are closer to 50%). Lastly, in legacy glass ceramics, approximately only 30% of the glass is converted into the ceramic state, whereas with APEX™ Glass ceramic this conversion is closer to 70%.


APEX® Glass composition provides three main mechanisms for its enhanced performance: (1) The higher amount of silver leads to the formation of smaller ceramic crystals which are etched faster at the grain boundaries, (2) the decrease in silica content (the main constituent etched by the HF acid) decreases the undesired etching of unexposed material, and (3) the higher total weight percent of the alkali metals and boron oxide produces a much more homogeneous glass during manufacturing.


Ceramicization of the glass is accomplished by exposing the entire glass substrate to approximately 20 J/cm2 of 310 nm light. When trying to create glass spaces within the ceramic, users expose all of the material, except where the glass is to remain glass. In one embodiment, the present invention provides a quartz/chrome mask containing a variety of concentric circles with different diameters.


The present invention includes a method for fabricating an inductive device in or on glass ceramic structure electrical microwave and radio frequency applications. The glass ceramic substrate may be a photosensitive glass substrate having a wide number of compositional variations including but not limited to: 60-76 weight % silica; at least 3 weight % K2O with 6 weight %-16 weight % of a combination of K2O and Na2O; 0.003-1 weight % of at least one oxide selected from the group consisting of Ag2O and Au2O; 0.003-2 weight % Cu2O; 0.75 weight %-7 weight % B2O3, and 6-7 weight % Al2O3; with the combination of B2O3; and Al2O3 not exceeding 13 weight %; 8-15 weight % Li2O; and 0.001-0.1 weight % CeO2. This and other varied compositions are generally referred to as the APEX® glass.


The exposed portion may be transformed into a crystalline material by heating the glass substrate to a temperature near the glass transformation temperature. When etching the glass substrate in an etchant such as hydrofluoric acid, the anisotropic-etch ratio of the exposed portion to the unexposed portion is at least 30:1 when the glass is exposed to a broad spectrum mid-ultraviolet (about 308-312 nm) flood lamp to provide a shaped glass structure that has an aspect ratio of at least 30:1, and to create an inductive structure. The mask for the exposure can be of a halftone mask that provides a continuous grey scale to the exposure to form a curved structure for the creation of an inductive structure/device. A digital mask can also be used with the flood exposure and can be used to produce the creation of an inductive structure/device. The exposed glass is then baked, typically in a two-step process. Temperature range heated between of 420° C.-520° C. for between 10 minutes to 2 hours, for the coalescing of silver ions into silver nanoparticles and temperature range heated between 520° C.-620° C. for between 10 minutes and 2 hours allowing the lithium oxide to form around the silver nanoparticles. The glass plate is then etched. The glass substrate is etched in an etchant, of HF solution, typically 5% to 10% by volume, wherein the etch ratio of exposed portion to that of the unexposed portion is at least 30:1 when exposed with a broad spectrum mid-ultraviolet flood light, and greater than 30:1 when exposed with a laser, to provide a shaped glass structure with an anisotropic-etch ratio of at least 30:1.


The present invention includes an inductive structures created in the multiple via or posts of a glass-ceramic substrate, such process employing the photodefinable glass structure containing at least one or more, two or three-dimensional capacitor device. The capacitive device is formed by one via or a series of vias, where the via is either through hole or blind via, a depositing a bottom electrode, dielectric, and top electrode using an atomic layer deposition (ALD) process. The via may also receive an additional low concentrated rinse, with an etchant, such as dilute HF. The dilute HF will pattern or texture the ceramic wall of the via. The texturing of the ceramic wall significantly increases to the surface area of the structure directly increasing the capacitance of the device.


The capacitive device consists of a conductive layer that adheres well to glass, a dielectric layer, a top conductive layer and a final barrier layer. The APEX® Glass dimensional structure is coated with a layer less than 2 microns of TiN or other electrode material, followed by a 2 micron or less dielectric layer of Ta2O5, Al2O3 or other vapor phase dielectrics including but not limited to Al2O3. Al2O3 at 380° C. using TMA and O3-cycle time: 3.5 s. The Al2O3 layer is then heated in oxygen ambient to 300° C. for 5 min fully oxidized the dielectric layer. Then depositing a top electrode of less than 2 microns of TiN by ALD. The top and bottom electrode need to be constructed from the same material to prevent the formation of a space charge in the dielectric. Depending on the size of the work function difference the space charge may be greater than what can be overcome with an external voltage without breaking down the dielectric layer rendering the capacitor useless. Eliminating the work function issue can be achieved by the creating an ohmic contact between the electrodes and dielectric. Additional metal and insulator layers may be added to increase capacitance.


Preferred Embodiment. A preferred structure is to create a capacitor structure where the via or post has a dilute HF wash to create a high textured surface area coated TiW metallization for the bottom electrode, Tantalum pent oxide for the dielectric and TiW metallization for the top electrode. The TiW bottom electrode requires a two-step ADL process. Step one is to deposit Ti using TiCl4 rate of 1.67 Å/cycle in about 1.8 s cycle time at a substrate temperature of 300° C. to 400° C. The second step is to deposit tungsten (W) using Si—H and W—F mixed on the substrate's surface prior to purging. A linear growth rate of W requires equal portions of each reactant during the ALD cycle. Typical ALD growth for Tungsten is 6 Å cycle, with a cycle time of 3.5 s with a substrate temperature between 177° C. to 325° C. Alternating the ALD cycle from W to Ti at the substrate temperature necessary to achieve the deposition of both metals will result in the formation of a TiW layer. The process is repeated until the TiW structure reaches 20 Å. Next a Ta2O5 is formed by ALD using TaCl5 precursor in the presence of atomic hydrogen. Tantalum films are deposited at a substrate temperature of 25-400° C. with an ALD cycle time of 1.8 s. After each ALD cycle, the Tantalum films are exposed to O2 for 30 seconds while the substrate is at 400° C. This converts the metallic Tantalum film to Ta2O5. The device is completed by applying a top electrode of TiW in the same manner as the bottom electrode. The very nature of ALD process enables dense conformal coatings.


Finishing the capacitor structure requires etching down to the bottom electrode so electrical connection can be made to both contacts of the capacitor. This is accomplished by coating the structure with a standard positive photoresist. Exposing the photoresist with a rectangular over part of the capacitor structure. Then developing and removing the photoresist over the capacitor exposing the top TiW photoresist electrode. The TiW electrode is etched with SF6/He plasmas in a using a Tegal 804 plasma etching system. This etch rate with 200 W of forward power is 200 Å/min. This etch is preferentially relative to the Ta2O5 layer, making the Ta2O5 layer an effective etch stop. The Ta2O5 a plasma etch using Ar/Cl (10%/90%) mixture with 300 W of forward power with a 1200 Å/min etch rate. The Ar/Cl plasma does not attack/etch the TiW bottom electrode. This allows the top and bottom electrode for the capacitor to be connected to the rest of the circuit by a wide number of standard thick and thin film processes.


A second embodiment uses a through hole via that may have the ceramic phase etched with a dilute HF solution to create a textured high surface area on one side or both sides to partially or fully remove the glass-ceramic as the base substrate for the capacitive structure. A third embodiment use a posts on one or both sides of the APEX® Glass substrate that may have the ceramic phase etched with a dilute HF to create to a high surface area capacitive structure.


In one embodiment, the present invention includes a method of making a capacitive device within one or more three-dimensional structures etched within a single photosensitive glass ceramic substrate, comprising, consisting essentially of, or consisting of: providing a photosensitive glass ceramic substrate including silica, lithium oxide, aluminum oxide, and cerium oxide; masking a design layout on the photosensitive glass ceramic substrate, wherein the design layout includes one or more structures to form one or more three-dimensional structures; exposing at least one portion of the photosensitive glass ceramic substrate to an activating energy source; heating the photosensitive glass ceramic substrate for at least ten minutes to a temperature above its glass transition temperature; cooling the photosensitive glass ceramic substrate to transform at least part of the exposed photosensitive glass ceramic substrate to a crystalline material to form a glass-crystalline substrate; etching the glass-crystalline substrate with an etchant solution to form the one or more three-dimensional etched structures in the glass-crystalline substrate, wherein the etched glass-crystalline substrate and an unexposed portion of the photosensitive glass substrate have an anisotropic etch ratio of at least 30:1; rinsing an interior surface of each of the one or more three dimensional etched structures with a dilute glass etchant to increase the surface area of the interior surface to increase a capacitance of the glass ceramic capacitive device; coating at least a portion of the interior surface of each of the one or more three dimensional etched structures with a first metal to form a bottom electrode; coating at least a portion of the bottom electrode with a dielectric media; coating at least a portion of the dielectric media with a second metal to form a top electrode; and removing at least a portion of the top electrode and the dielectric media to provide an electrical contact configured to make an electrical connection between the capacitive device and a circuitry. In one aspect, the method further includes converting a portion of the glass-crystalline substrate adjacent to the one or more three dimensional etched structures to a ceramic phase. In another aspect, the coating with the first metal, the coating with the second metal, or both is performed with atomic layer deposition (ALD). In another aspect, the first metal, the second metal, or both include Au, Ag, Pt, Cu, W, TiW, TiN, TaN, WN, Al2O3, a mixture of two or more thereof, or an alloy of two or more thereof. In another aspect, the dielectric layer includes Ta2O5, Al2O3 or another vapor-phase dielectric, or a combination thereof.


In another embodiment, the present invention includes a capacitive device comprising, consisting essentially of, or consisting of: a photosensitive glass ceramic substrate including silica, lithium oxide, aluminum oxide, and cerium oxide; a glass-crystalline substrate; and one or more three-dimensional structures etched in the glass-crystalline substrate, wherein the glass-crystalline substrate and a non-glass-crystalline portion of the photosensitive glass substrate have an anisotropic etch ratio of at least 30:1, each three-dimensional structure including an interior surface with a high-surface-area texture; a first metal coating disposed on at least a portion the interior surface of each three-dimensional structure as a bottom electrode; a dielectric coating disposed on a least a portion of the bottom electrode; a second metal coating disposed on at least a portion of the dielectric coating as a top electrode; and one or more surface contacts or one or more buried contacts in electrical communication with the bottom electrode or the top electrode and configured to be connected to a circuitry. In one aspect, the device further includes a ceramic phase adjacent to the one or more three dimensional etched structures. In another aspect, the coating with the first metal, the coating with the second metal, or both is disposed with atomic layer deposition (ALD). In another aspect, the first metal, the second metal, or both include Au, Ag, Pt, Cu, W, TiW, TiN, TaN, WN, Al2O3, a mixture of two or more thereof, or an alloy of two or more thereof. In another aspect, the dielectric layer includes Ta2O5, Al2O3, another vapor-phase dielectric, or a combination thereof.


In another embodiment, the present invention includes a capacitive device including a single photosensitive glass ceramic substrate comprising, consisting essentially of, or consisting of: silica, lithium oxide, aluminum oxide, and cerium oxide; a first glass-crystalline substrate; a second glass-crystalline substrate; a three-dimensional structure etched in the first glass-crystalline substrate and the second glass-crystalline substrate, wherein the first and second glass-crystalline substrates and a non-glass-crystalline portion of the photosensitive glass substrate have an anisotropic etch ratio of at least 30:1; a first metal coating disposed on the first glass-crystalline substrate; a second metal coating disposed on the second glass-crystalline substrate; a layer of dielectric material disposed between the first glass-crystalline substrate and the second glass-crystalline substrate; and one or more vias, one or more post channels, or a combination thereof directly connecting the first glass-crystalline substrate and the second glass-crystalline substrate, wherein the one or more vias or one or more post channels are formed having a high-surface area texture that provides an increased capacitance in the capacitive device. In one aspect, the capacitive device further includes a ceramic phase adjacent to the three-dimensional structure. In another aspect, the first metal coating, the second metal coating, or both are disposed with atomic layer deposition (ALD). In another aspect, the first metal, the second metal, or both include Au, Ag, Pt, Cu, W, TiW, TiN, TaN, WN, Al2O3, a mixture of two or more thereof, or an alloy of two or more thereof. In another aspect, the dielectric material includes Ta2O5, Al2O3, another vapor-phase dielectric, or a combination thereof.


Although the present invention and its advantages have been described in detail, it should be understood that various changes, substitutions and alterations can be made herein without departing from the spirit and scope of the invention as defined by the appended claims. Moreover, the scope of the present application is not intended to be limited to the particular embodiments of the process, machine, manufacture, composition of matter, means, methods and steps described in the specification. As one of ordinary skill in the art will readily appreciate from the disclosure of the present invention, processes, machines, manufacture, compositions of matter, means, methods, or steps, presently existing or later to be developed, that perform substantially the same function or achieve substantially the same result as the corresponding embodiments described herein may be utilized according to the present invention. Accordingly, the appended claims are intended to include within their scope such processes, machines, manufacture, compositions of matter, means, methods, or steps.

Claims
  • 1. A method of making a capacitive device within one or more three-dimensional structures etched within a single photosensitive glass ceramic substrate, comprising: providing a photosensitive glass ceramic substrate comprising silica, lithium oxide, aluminum oxide, and cerium oxide;masking a design layout on the photosensitive glass ceramic substrate, wherein the design layout comprises one or more structures to form one or more three-dimensional structures;exposing at least one portion of the photosensitive glass ceramic substrate to an activating energy source;heating the photosensitive glass ceramic substrate for at least ten minutes to a temperature above its glass transition temperature;cooling the photosensitive glass ceramic substrate to transform at least part of the exposed photosensitive glass ceramic substrate to a crystalline material to form a glass-crystalline substrate;etching the glass-crystalline substrate with an etchant solution to form the one or more three-dimensional etched structures in the glass-crystalline substrate, wherein the etched glass-crystalline substrate and an unexposed portion of the photosensitive glass substrate have an anisotropic etch ratio of at least 30:1;rinsing an interior surface of each of the one or more three dimensional etched structures with a dilute glass etchant to increase the surface area of the interior surface to increase a capacitance of the glass ceramic capacitive device;coating at least a portion of the interior surface of each of the one or more three dimensional etched structures with a first metal to form a bottom electrode;coating at least a portion of the bottom electrode with a dielectric media;coating at least a portion of the dielectric media with a second metal to form a top electrode; andremoving at least a portion of the top electrode and the dielectric media to provide an electrical contact configured to make an electrical connection between the capacitive device and a circuitry.
  • 2. The method of claim 1, further comprising converting a portion of the glass-crystalline substrate adjacent to the one or more three dimensional etched structures to a ceramic phase.
  • 3. The method of claim 1, wherein the coating with the first metal, the coating with the second metal, or both are performed with atomic layer deposition (ALD).
  • 4. The method of claim 1, wherein the first metal, the second metal, or both comprise Au, Ag, Pt, Cu, W, TiW, TiN, TaN, WN, Al2O3, a mixture of two or more thereof, or an alloy of two or more thereof.
  • 5. The method of claim 1, wherein the dielectric layer comprises Ta2O5, Al2O3 or another vapor-phase dielectric, or a combination thereof.
  • 6. A capacitive device comprising: a photosensitive glass ceramic substrate comprising: silica, lithium oxide, aluminum oxide, and cerium oxide;a glass-crystalline substrate; andone or more three-dimensional structures etched in the glass-crystalline substrate, wherein the glass-crystalline substrate and a non-glass-crystalline portion of the photosensitive glass substrate have an anisotropic etch ratio of at least 30:1, each three-dimensional structure comprising an interior surface with a high-surface-area texture;a first metal coating disposed on at least a portion the interior surface of each three-dimensional structure as a bottom electrode;a dielectric coating disposed on a least a portion of the bottom electrode;a second metal coating disposed on at least a portion of the dielectric coating as a top electrode; andone or more surface contacts or one or more buried contacts in electrical communication with the bottom electrode or the top electrode and configured to be connected to a circuitry.
  • 7. The device of claim 6, further comprising a ceramic phase adjacent to the one or more three dimensional etched structures.
  • 8. The device of claim 6, wherein the coating with the first metal, the coating with the second metal, or both are disposed with atomic layer deposition (ALD).
  • 9. The device of claim 6, wherein the first metal, the second metal, or both comprise Au, Ag, Pt, Cu, W, TiW, TiN, TaN, WN, Al2O3, a mixture of two or more thereof, or an alloy of two or more thereof.
  • 10. The device of claim 6, wherein the dielectric layer comprises Ta2O5, Al2O3, another vapor-phase dielectric, or a combination thereof.
  • 11. A capacitive device comprising: a single photosensitive glass ceramic substrate comprising: silica, lithium oxide, aluminum oxide, and cerium oxide;a first glass-crystalline substrate;a second glass-crystalline substrate;a three-dimensional structure etched in the first glass-crystalline substrate and the second glass-crystalline substrate, wherein the first and second glass-crystalline substrates and a non-glass-crystalline portion of the photosensitive glass substrate have an anisotropic etch ratio of at least 30:1;a first metal coating disposed on the first glass-crystalline substrate;a second metal coating disposed on the second glass-crystalline substrate;a layer of dielectric material disposed between the first glass-crystalline substrate and the second glass-crystalline substrate; andone or more vias, one or more post channels, or a combination thereof directly connecting the first glass-crystalline substrate and the second glass-crystalline substrate, wherein the one or more vias or one or more post channels are formed having a high-surface area texture that provides an increased capacitance in the capacitive device.
  • 12. The device of claim 11, further comprising a ceramic phase adjacent to the three-dimensional structure.
  • 13. The device of claim 11, wherein the first metal coating, the second metal coating, or both are disposed with atomic layer deposition (ALD).
  • 14. The device of claim 11, wherein the first metal, the second metal, or both comprise Au, Ag, Pt, Cu, W, TiW, TiN, TaN, WN, Al2O3, a mixture of two or more thereof, or an alloy of two or more thereof.
  • 15. The device of claim 11, wherein the dielectric material comprises Ta2O5, Al2O3, another vapor-phase dielectric, or a combination thereof.
CROSS-REFERENCE TO RELATED APPLICATIONS

This application is a continuation-in-part of U.S. patent application Ser. No. 16/079,033 filed on Aug. 22, 2018, now U.S. Pat. No. 11,264,167 issued on Mar. 1, 2022, which is a U.S. 371 National Phase Application from PCT International Serial No. PCT/US2017/019483 filed on Feb. 24, 2017, which claims benefit of U.S. Provisional Application Ser. No. 62/299,641, filed on Feb. 25, 2016, the contents of which is incorporated by reference herein in its entirety.

US Referenced Citations (255)
Number Name Date Kind
2515937 Stookey Dec 1943 A
2515943 Stookey Jan 1949 A
2515940 Stookey Jul 1950 A
2515941 Stookey Jul 1950 A
2628160 Stookey Feb 1953 A
2684911 Stookey Jul 1954 A
2971853 Stookey Feb 1961 A
3281264 Cape et al. Oct 1966 A
3292115 La Rosa Dec 1966 A
3904991 Ishli et al. Sep 1975 A
3985531 Grossman Oct 1976 A
3993401 Strehlow Dec 1976 A
4029605 Kosiorek Jun 1977 A
4131516 Bakos et al. Dec 1978 A
4413061 Kumar Nov 1983 A
4444616 Fujita et al. Apr 1984 A
4514053 Borrelli et al. Apr 1985 A
4537612 Borrelli et al. Aug 1985 A
4611882 Susumu Sep 1986 A
4647950 Traut et al. Mar 1987 A
4692015 Loce et al. Sep 1987 A
4788165 Fong et al. Nov 1988 A
4942076 Panicker et al. Jul 1990 A
5078771 Wu Jan 1992 A
5147740 Robinson Sep 1992 A
5212120 Araujo et al. May 1993 A
5215610 Dipaolo et al. Jun 1993 A
5312674 Heartling et al. May 1994 A
5352996 Kawaguchi Oct 1994 A
5371466 Arakawa et al. Dec 1994 A
5374291 Yabe et al. Dec 1994 A
5395498 Gombinsky et al. Mar 1995 A
5409741 Laude Apr 1995 A
5733370 Chen et al. Mar 1998 A
5779521 Muroyama et al. Jul 1998 A
5850623 Carman, Jr. et al. Dec 1998 A
5902715 Tsukamoto et al. May 1999 A
5919607 Lawandy et al. Jul 1999 A
5998224 Rohr et al. Dec 1999 A
6046641 Chawla et al. Apr 2000 A
6066448 Wohlstadter et al. May 2000 A
6094336 Weekamp Jul 2000 A
6136210 Biegelsen et al. Oct 2000 A
6171886 Ghosh Jan 2001 B1
6258497 Kropp et al. Jul 2001 B1
6287965 Kang et al. Sep 2001 B1
6329702 Gresham et al. Dec 2001 B1
6373369 Huang et al. Apr 2002 B2
6383566 Zagdoun May 2002 B1
6417754 Bernhardt et al. Jul 2002 B1
6485690 Pfost et al. Nov 2002 B1
6495411 Mei Dec 2002 B1
6511793 Cho et al. Jan 2003 B1
6514375 Kijima Feb 2003 B2
6562523 Wu et al. Feb 2003 B1
6678453 Bellman et al. Jan 2004 B2
6686824 Yamamoto et al. Feb 2004 B1
6771860 Trezza et al. Aug 2004 B2
6783920 Livingston et al. Aug 2004 B2
6824974 Pisharody et al. Nov 2004 B2
6830221 Janson et al. Dec 2004 B1
6843902 Penner et al. Jan 2005 B1
6875544 Sweatt et al. Apr 2005 B1
6932933 Helvajian et al. Aug 2005 B2
6977722 Wohlstadter et al. Dec 2005 B2
7033821 Kim et al. Apr 2006 B2
7064045 Yang Jun 2006 B2
7132054 Kravitz et al. Nov 2006 B1
7179638 Anderson Feb 2007 B2
7277151 Ryu et al. Oct 2007 B2
7306689 Okubora et al. Dec 2007 B2
7326538 Pitner et al. Feb 2008 B2
7407768 Yamazaki et al. Aug 2008 B2
7410763 Su et al. Aug 2008 B2
7439128 Divakaruni Oct 2008 B2
7470518 Chiu et al. Dec 2008 B2
7497554 Okuno Mar 2009 B2
7603772 Farnworth et al. Oct 2009 B2
7915076 Ogawa et al. Mar 2011 B2
7948342 Long May 2011 B2
8062753 Schreder et al. Nov 2011 B2
8076162 Flemming et al. Dec 2011 B2
8096147 Flemming et al. Jan 2012 B2
8361333 Flemming et al. Jan 2013 B2
8492315 Flemming et al. Jul 2013 B2
8709702 Flemming et al. Apr 2014 B2
9385083 Herrault Jul 2016 B1
9449753 Kim Sep 2016 B2
9635757 Chen et al. Apr 2017 B1
9755305 Desclos et al. Sep 2017 B2
9819991 Rajagopalan et al. Nov 2017 B1
9843083 Cooper et al. Dec 2017 B2
10070533 Flemming et al. Sep 2018 B2
10201901 Flemming et al. Feb 2019 B2
11524807 Gentili et al. Dec 2022 B2
20010051584 Harada et al. Dec 2001 A1
20020015546 Bhagavatula Feb 2002 A1
20020086246 Lee Jul 2002 A1
20020100608 Fushie et al. Aug 2002 A1
20030025227 Daniell Feb 2003 A1
20030107459 Takahashi et al. Jun 2003 A1
20030124716 Hess et al. Jul 2003 A1
20030135201 Gonnelli Jul 2003 A1
20030143802 Chen et al. Jul 2003 A1
20030156819 Pruss et al. Aug 2003 A1
20030174944 Dannoux Sep 2003 A1
20030228682 Lakowicz et al. Dec 2003 A1
20030231076 Takeuchi et al. Dec 2003 A1
20030231830 Hikichi Dec 2003 A1
20040008391 Bowley et al. Jan 2004 A1
20040020690 Parker et al. Feb 2004 A1
20040058504 Kellar et al. Mar 2004 A1
20040104449 Yoon Jun 2004 A1
20040155748 Steingroever Aug 2004 A1
20040171076 Dejneka et al. Sep 2004 A1
20040184705 Shimada et al. Sep 2004 A1
20040198582 Borrelli et al. Oct 2004 A1
20040227596 Nguyen et al. Nov 2004 A1
20050089901 Porter et al. Apr 2005 A1
20050105860 Oono May 2005 A1
20050111162 Osaka et al. May 2005 A1
20050118779 Ahn Jun 2005 A1
20050150683 Farnworth et al. Jul 2005 A1
20050170670 King et al. Aug 2005 A1
20050194628 Kellar et al. Sep 2005 A1
20050212432 Neil et al. Sep 2005 A1
20050277550 Brown et al. Dec 2005 A1
20060092079 Rochemont May 2006 A1
20060118965 Matsui Jun 2006 A1
20060147344 Ahn et al. Jul 2006 A1
20060158300 Korony et al. Jul 2006 A1
20060159916 Dubrow et al. Jul 2006 A1
20060171033 Shreder et al. Aug 2006 A1
20060177855 Utermohlen et al. Aug 2006 A1
20060188907 Lee et al. Aug 2006 A1
20060193214 Shimano et al. Aug 2006 A1
20060201201 Fushie et al. Sep 2006 A1
20060283948 Naito Dec 2006 A1
20070023386 Kravitz et al. Feb 2007 A1
20070034910 Shie Feb 2007 A1
20070120263 Gabric et al. May 2007 A1
20070121263 Liu et al. May 2007 A1
20070155021 Zhang et al. Jul 2007 A1
20070158787 Chanchani Jul 2007 A1
20070248126 Liu et al. Oct 2007 A1
20070254490 Jain Nov 2007 A1
20070267708 Courcimault Nov 2007 A1
20070272829 Nakagawa et al. Nov 2007 A1
20070279837 Chow et al. Dec 2007 A1
20070296520 Hosokawa et al. Dec 2007 A1
20080042785 Yagisawa Feb 2008 A1
20080079565 Koyama Apr 2008 A1
20080136572 Ayasi et al. Jun 2008 A1
20080174976 Satoh et al. Jul 2008 A1
20080182079 Mirkin et al. Jul 2008 A1
20080223603 Kim et al. Sep 2008 A1
20080226228 Tamurar Sep 2008 A1
20080231402 Jow et al. Sep 2008 A1
20080245109 Flemming et al. Oct 2008 A1
20080291442 Lawandy Nov 2008 A1
20080305268 Norman et al. Dec 2008 A1
20080316678 Ehrenberg et al. Dec 2008 A1
20090029185 Lee et al. Jan 2009 A1
20090075478 Matsui Mar 2009 A1
20090130736 Collis et al. May 2009 A1
20090170032 Takahashi et al. Jul 2009 A1
20090182720 Cain et al. Jul 2009 A1
20090200540 Bjoerk et al. Aug 2009 A1
20090243783 Fouquet et al. Oct 2009 A1
20090290281 Nagamoto et al. Nov 2009 A1
20100009838 Muraki Jan 2010 A1
20100022416 Flemming et al. Jan 2010 A1
20100044089 Shibuya Feb 2010 A1
20100059265 Kim Mar 2010 A1
20100237462 Beker et al. Sep 2010 A1
20110003422 Katragadda et al. Jan 2011 A1
20110045284 Matsukawa et al. Feb 2011 A1
20110065662 Rinsch et al. Mar 2011 A1
20110084371 Rotay et al. Apr 2011 A1
20110086606 Chen et al. Apr 2011 A1
20110108525 Chien et al. May 2011 A1
20110114496 Dopp et al. May 2011 A1
20110115051 Kim et al. May 2011 A1
20110170273 Helvajian Jul 2011 A1
20110195360 Flemming et al. Aug 2011 A1
20110217657 Flemming et al. Sep 2011 A1
20110284725 Goldberg Nov 2011 A1
20110304999 Yu et al. Dec 2011 A1
20120080612 Grego Apr 2012 A1
20120161330 Hlad et al. Jun 2012 A1
20130001770 Liu Jan 2013 A1
20130015467 Krumbein et al. Jan 2013 A1
20130015578 Thacker et al. Jan 2013 A1
20130105941 Vanslette et al. May 2013 A1
20130119401 D'evelyn et al. May 2013 A1
20130142998 Flemming et al. Jun 2013 A1
20130143381 Kikukawa Jun 2013 A1
20130183805 Wong et al. Jul 2013 A1
20130207745 Yun et al. Aug 2013 A1
20130209026 Doany et al. Aug 2013 A1
20130233202 Cao et al. Sep 2013 A1
20130278568 Lasiter et al. Oct 2013 A1
20130308906 Zheng et al. Nov 2013 A1
20130337604 Ozawa et al. Dec 2013 A1
20140002906 Shibuya Jan 2014 A1
20140035540 Ehrenberg Feb 2014 A1
20140035892 Shenoy Feb 2014 A1
20140035935 Shenoy Feb 2014 A1
20140070380 Chiu et al. Mar 2014 A1
20140104284 Shenoy et al. Apr 2014 A1
20140104288 Shenoy et al. Apr 2014 A1
20140144681 Pushparaj May 2014 A1
20140145326 Lin et al. May 2014 A1
20140169746 Hung et al. Jun 2014 A1
20140203891 Yazaki Jul 2014 A1
20140247269 Berdy et al. Sep 2014 A1
20140272688 Dillion Sep 2014 A1
20140367695 Barlow Dec 2014 A1
20150035638 Stephanou et al. Feb 2015 A1
20150048901 Rogers Feb 2015 A1
20150071593 Kanke Mar 2015 A1
20150210074 Chen et al. Jul 2015 A1
20150228712 Yun Aug 2015 A1
20150263429 Vahidpour et al. Sep 2015 A1
20150277047 Flemming et al. Oct 2015 A1
20160048079 Lee et al. Feb 2016 A1
20160111359 Chen Apr 2016 A1
20160152505 Fushie Jun 2016 A1
20160181211 Kamagin et al. Jun 2016 A1
20160185653 Fushie Jun 2016 A1
20160254579 Mills Sep 2016 A1
20160265974 Erte et al. Sep 2016 A1
20160268665 Sherrer et al. Sep 2016 A1
20160320568 Haase Nov 2016 A1
20160380614 Abbott et al. Dec 2016 A1
20170003421 Flemming et al. Jan 2017 A1
20170077892 Thorup Mar 2017 A1
20170094794 Flemming et al. Mar 2017 A1
20170213762 Flemming et al. Apr 2017 A1
20170370870 Fomina et al. Dec 2017 A1
20180310399 Nair et al. Oct 2018 A1
20180315811 Cho et al. Nov 2018 A1
20180323485 Gnanou et al. Nov 2018 A1
20190280079 Bouvier et al. Jul 2019 A1
20200060513 Ito et al. Feb 2020 A1
20200066443 Lu et al. Feb 2020 A1
20200119255 Then et al. Apr 2020 A1
20200168536 Link et al. May 2020 A1
20200211985 Pietambaram et al. Jul 2020 A1
20200227470 Then et al. Jul 2020 A1
20200235020 Boek Jul 2020 A1
20200252074 Healy et al. Aug 2020 A1
20200275558 Fujita Aug 2020 A1
20210013303 Chen et al. Jan 2021 A1
20210271275 Kim et al. Sep 2021 A1
Foreign Referenced Citations (67)
Number Date Country
1562831 Apr 2004 CN
105047558 Nov 2015 CN
105938928 Sep 2016 CN
210668058 Jun 2020 CN
102004059252 Jan 2006 DE
0311274 Dec 1989 EP
0507719 Oct 1992 EP
0685857 Dec 1995 EP
0949648 Oct 1999 EP
1487019 Dec 2004 EP
1683571 Jun 2006 EP
619779 Mar 1949 GB
1407151 Sep 1975 GB
56-155587 Dec 1981 JP
61149905 Jul 1986 JP
61231529 Oct 1986 JP
62202840 Sep 1987 JP
63-128699 Jun 1988 JP
H393683 Apr 1991 JP
05139787 Jun 1993 JP
08179155 Dec 1994 JP
08026767 Jan 1996 JP
H10007435 Jan 1998 JP
10199728 Jul 1998 JP
11344648 Dec 1999 JP
2000114818 Apr 2000 JP
2000228615 Aug 2000 JP
2001033664 Feb 2001 JP
2001284533 Oct 2001 JP
2005302987 Oct 2005 JP
2005215644 Nov 2005 JP
2006032982 Feb 2006 JP
2006179564 Jun 2006 JP
2006324489 Nov 2006 JP
2008252797 Oct 2008 JP
2011192836 Sep 2011 JP
2012079960 Apr 2012 JP
2013062473 Apr 2013 JP
2013217989 Oct 2013 JP
2014241365 Dec 2014 JP
2015028651 Feb 2015 JP
H08026767 Jan 2016 JP
2018200912 Dec 2018 JP
2021145131 Sep 2021 JP
1020040001906 Jan 2004 KR
1020050000923 Jan 2005 KR
20060092643 Aug 2006 KR
100941691 Feb 2010 KR
101167691 Jul 2012 KR
101519760 May 2015 KR
2005027606 Mar 2005 WO
2007088058 Aug 2007 WO
2008119080 Oct 2008 WO
2008154931 Dec 2008 WO
2009029733 Mar 2009 WO
2009062011 May 2009 WO
2009126649 Oct 2009 WO
2010011939 Jan 2010 WO
2011100445 Aug 2011 WO
2011109648 Sep 2011 WO
2012078213 Jun 2012 WO
2014043267 Mar 2014 WO
2014062226 Apr 2014 WO
2014062311 Apr 2014 WO
2014193525 Dec 2014 WO
2015108648 Jul 2015 WO
2018209422 Nov 2018 WO
Non-Patent Literature Citations (90)
Entry
International Search Report and Written Opinion for PCT/US2017/026662 dated Jun. 5, 2017, 11 pp.
International Search Report and Written Opinion for PCT/US2018/029559 dated Aug. 3, 2018, 9 pp.
International Search Report and Written Opinion for PCT/US2018/039841 dated Sep. 20, 2018 by Australian Patent Office, 12 pp.
International Search Report and Written Opinion for PCT/US2018/065520 dated Mar. 20, 2019 by Australian Patent Office, 11 pp.
International Search Report and Written Opinion for PCT/US2018/068184 dated Mar. 19, 2019 by Australian Patent Office, 11 pp.
International Search Report and Written Opinion for PCT/US2019/024496 dated Jun. 20, 2019 by Australian Patent Office, 9 pp.
International Search Report and Written Opinion for PCT/US2019/34245 dated Aug. 9, 2019 by Australian Patent Office, 10 pp.
International Search Report and Written Opinion for PCT/US2019/50644 dated Dec. 4, 2019 by USPTO, 9 pp.
International Search Report and Written Opinion for PCT/US2019/068586 dated Mar. 12, 2020 by USPTO, 10 pp.
International Search Report and Written Opinion for PCT/US2019/068590 dated Mar. 5, 2020 by USPTO, 9 pp.
International Search Report and Written Opinion for PCT/US2019/068593 dated Mar. 16, 2020 by USPTO, 8 pp.
International Search Report and Written Opinion for PCT/US2020/026673 dated Jun. 22, 2020, by the USPTO, 13 pp.
International Search Report and Written Opinion for PCT/US2020/28474 dated Jul. 17, 2020 by the USPTO, 7 pp.
International Search Report and Written Opinion for PCT/US2020/54394 dated Jan. 7, 2021 by the USPTO, 15 pp.
International Search Report and Written Opinion for PCT/US2021/21371 dated May 20, 2021 by the USPTO, 10 pp.
International Search Report and Written Opinion for PCT/US2021/27499 dated Jun. 16, 2021 by the USPTO, 7 pp.
International Technology Roadmap for Semiconductors, 2007 Edition, “Assembly and Packaging, ”9 pages.
Kamagaing, et al., “Investigation of a photodefinable glass substrate for millimeter-wave radios on package,” Proceeds of the 2014 IEEE 64th Electronic Components and Technology Conference, May 27, 2014, pp. 1610-1615.
Lakowicz, et al.; “Advances in Surface-Enhanced Fluorescence”, J Fluorescence, (2004), 14:425-441.
Lewis, Sr., “Hawley's Condensed Chemical Dictionary.” 13th ed, 1997, John Wiley and Sons. p. 231.
Lin, C.H., et al., “Fabrication of Microlens Arrays in Photosensitive Glass by Femtosecond Laser Direct Writing,” Appl Phys A (2009) 97:751-757.
Livingston, F.E., et al., “Effect of Laser Parameters on the Exposure and Selective Etch Rate in Photostructurable Glass,” SPIE vol. 4637 (2002); pp. 404-412.
Lyon, L.A., et al., “Raman Spectroscopy,” Anal Chem (1998), 70:341R-361R.
Mohamedelhassan, A., “Fabrication of Ridge Waveguides in Lithium Niobate,” Independent thesis Advanced level, KTH, School of Engineering Sciences, Physics, 2012, 68 pp.
Muharram, B., Thesis from University of Calgary Graduate Studies, “Substrate-Integrated Waveguide Based Antenna in Remote Respiratory Sensing,” 2012, 97 pp.
Papapolymerou, I., et al., “Micromachined patch antennas,” IEEE Transactions on Antennas and Propagation, vol. 46, No. 2, 1998, pp. 275-283.
Perro, A., et al., “Design and synthesis of Janus micro- and nanoparticles,” J Mater Chem (2005), 15:3745-3760.
Quantum Leap, “Liquid Crystal Polymer (LCP) LCMOS Packages,” Quantum Leap Datasheet, (2004), mlconnelly.com/QLPKG.Final_LDMOS_DataSheet.pdf, 2 pages.
Scrantom, Charles Q., “LTCC Technology—Where We Are and Where We're Going—IV,” Jun. 2000, 12 pages.
TechNote #205, Bangs Laboratories, www.bangslabs.com/technotes/205.pdf, “Covalent Coupling”.
TechNote #104, Bangs Laboratories, www.bangslabs.com/technotes/104.pdf, “Silica Microspheres”.
TechNote #201, Bangs Laboratories, www.bangslabs.com/technotes/201.pdf, “Working with Microspheres”.
Topper, et al., “Development of a high density glass interposer based on wafer level packaging technologies,” 2014 IEEE 64th Electronic Components and Technology Conference, May 27, 2014, pp. 1498-1503.
Wang, et al. “Optical waveguide fabrication and integration with a micro-mirror inside photosensitive glass by jemtosecond laser direct writing” Applied Physics A, vol. 88, 2007, pp. 699-704, DOI:10.1007/S00339-007-4030-9.
Zhang, H., et al., “Biofunctionalized Nanoarrays of Inorganic Structures Prepared by Dip-Pen Nanolithography,” Nanotechnology (2003), 14:1113-1117.
Zhang, H., et al., Synthesis of Hierarchically Porous Silica and Metal Oxide Beads Using Emulsion-Templated Polymer Scaffolds, Chem Mater (2004), 16:4245-4256.
European Search Report and Supplemental European Search Report for EP 19905255.6 dated Aug. 4, 2022, 8 pp.
European Search Report and Supplemental European Search Report for EP 20783596.8 dated Oct. 26, 2022, 13 pp.
European Search Report and Supplemental European Search Report for EP 20877664.1 dated Oct. 28, 2022, 10 pp.
Flemming, J.H., et al., “Cost Effective 3D Glass Microfabrication for Advanced RF Packages,” Microwave Journal, Apr. 14, 2014, 12 pp.
Foster, T., “High-Q RF Devices in APEX Glass,” Jun. 21, 2018, https://nanopdf.com/download/high-q-rf-devices-in-apex-glass_pdf, retrieved on Oct. 3, 2022, 8 pp.
International Search Report and Written Opinion for PCT/US2022/31993 dated Sep. 9, 2022 by the USPTO, 9 pp.
International Search Report and Written Opinion for PCT/US2022/29442 dated Oct. 6, 2022 by the USPTO, 20 pp.
Extended European Search Report for EP 19906040.1 dated Feb. 4, 2022, 16 pp.
European Search Report and Supplemental European Search Report for EP 19861556.9 dated Jan. 18, 2022, 9 pp.
European Search Report and Supplemental European Search Report for EP 19905255.6 dated Jul. 26, 2022, 8 pp.
Extended European Search Report for EP 20792242.8 dated May 3, 2022, 10 pp.
Kim, Dongsu, et al., “A Compact and Low-profile GaN Power Amplifier Using Interposer-based MMCI Technology,” 2014 IEEE 16th Electronics Packaging Technology Conference, pp. 672-675.
OPTICS 101, “What is a Halogen Lamp?”, Apr. 25, 2014, p. 1-2.
International Search Report and Written Opinion for PCT/US2022/42516 dated Feb. 3, 2023 by the USPTO, 22 pp.
International Search Report and Written Opinion for PCT/US2023/010118 dated Apr. 5, 2023 by the USPTO, 12 pp.
Aslan, et al, “Metal-Enhanced Fluorescence: an emerging tool in biotechnology” Current opinion in Biotechnology (2005), 16:55-62.
Azad, I., et al., “Design and Performance Analysis of 2.45 GHZ Microwave Bandpass Filter with Reduced Harmonics,” International Journal of Engineering Research and Development (2013), 5(11):57-67.
Bakir, Muhannad S., et al., “Revolutionary Nanosilicon Ancillary Technologies for Ultimate-Performance Gigascale Systems,” IEEE 2007 Custom Integrated Circuits Conference (CICC), 2007, pp. 421-428.
Beke, S., et al., “Fabrication of Transparent and Conductive Microdevices,” Journal of Laser Micro/Nanoengineering (2012), 7(1):28-32.
Brusberg, et al. “Thin Glass Based Packaging Technologies for Optoelectronic Modules” Electronic Components and Technology Conference, May 26-29, 2009, pp. 207-212, DOI:10.1109/ECTC.2009.5074018, pp. 208-211; Figures 3, 8.
Cheng, et al. “Three-dimensional Femtosecond Laser Integration in Glasses” The Review of Laser Engineering, vol. 36, 2008, pp. 1206-1209, Section 2, Subsection 3.1.
Chou, et al., “Design and Demonstration of Micro-mirrors and Lenses for Low Loss and Low Cost Single-Mode Fiber Coupling in 3D Glass Photonic Interposers,” 2016 IEEE 66th Electronic Components and Technology Conference, May 31-Jun. 3, 7 pp.
Chowdhury, et al., “Metal-Enhanced Chemiluminescence”, J Fluorescence (2006), 16:295-299.
Crawford, Gregory P., “Flexible Flat Panel Display Technology,” John Wiley and Sons, NY, (2005), 9 pages.
Dang, et al. “Integrated thermal-fluidic I/O interconnects for an on-chip microchannel heat sink,” IEEE Electron Device Letters, vol. 27, No. 2, pp. 117-119, 2006.
Dietrich, T.R., et al., “Fabrication Technologies for Microsystems Utilizing Photoetchable Glass,” Microelectronic Engineering 30, (1996), pp. 407-504.
Extended European Search Report 15741032.5 dated Aug. 4, 2017, 11 pp.
Extended European Search Report 15789595.4 dated Mar. 31, 2017, 7 pp.
Extended European Search Report 17757365.6 dated Oct. 14, 2019, 14 pp.
Extended European Search Report 17744848.7 dated Oct. 30, 2019, 9 pp.
European Search Report and Supplemental European Search Report for EP 18828907 dated Mar. 25, 2020, 11 pp.
European Search Report and Supplemental European Search Report for EP 18889385.3 dated Dec. 2, 2020, 8 pp.
European Search Report and Supplemental European Search Report for EP 18898912.3 dated Feb. 2, 2021, 10 pp.
European Search Report and Supplemental European Search Report for EP 19784673.6 dated Feb. 2, 2021, 8 pp.
European Search Report and Supplemental European Search Report for EP 19811031.4 dated Feb. 26, 2021, 7 pp.
Geddes, et al., “Metal-Enhanced Fluorescence” J Fluorescence, (2002), 12:121-129.
Gomez-Morilla, et al. “Micropatterning of Foturan photosensitive glass following exposure to MeV proton beams” Journal of Micromechanics and Microengineering, vol. 15, 2005, pp. 706-709, DOI:10.1088/0960-1317/15/4/006.
Green, S., “Heterogeneous Integration of DARPA: Pathfinding and Progress in Assembly Approaches,” viewed on and retrieved from the Internet on Feb. 26, 2021, <URL:https://web.archive.org/web/20181008153224/https://www.ectc.het/files/68/Demmin%20Darpa.pdf>, published Oct. 8, 2018 per the Wayback Machine.
Grine, F. et al., “High-Q Substrate Integrated Waveguide Resonator Filter With Dielectric Loading,” IEEE Access vol. 5, Jul. 12, 2017, pp. 12526-12532.
Hyeon, I-J, et al., “Millimeter-Wave Substrate Integrated Waveguide Using Micromachined Tungsten-Coated Through Glass Silicon Via Structures,” Micromachines, vol. 9, 172 Apr. 9, 2018, 9 pp.
Intel Corporation, “Intel® 82566 Layout Checklist (version 1.0)”, 2006.
International Search Report and Written Opinion for PCT/US2008/058783 dated Jul. 1, 2008, 15 pp.
International Search Report and Written Opinion for PCT/US2008/074699 dated Feb. 26, 2009, 11 pp.
International Search Report and Written Opinion for PCT/US2009/039807 dated Nov. 24, 2009, 13 pp.
International Search Report and Written Opinion for PCT/US2009/051711 dated Mar. 5, 2010, 15 pp.
International Search Report and Written Opinion for PCT/US2011/024369 dated Mar. 25, 2011, 13 pp.
International Search Report and Written Opinion for PCT/US2013/059305 dated Jan. 10, 2014, 6 pp.
International Search Report and Written Opinion for PCT/US2015/012758 dated Apr. 8, 2015, 11 pp.
International Search Report and Written Opinion for PCT/US2015/029222 dated Jul. 22, 2015, 9 pp.
International Search Report and Written Opinion for PCT/US2017/019483 dated May 19, 2017, 11 pp.
Supplementary European Search Repor for EP 21768296.2 dated May 5, 2023, 10 pp.
European Search Report and Supplemental European Search Report for EP 21787618.4 dated Jul. 28, 2023, 10 pp.
International Search Report and Written Opinion for PCT/US2023/064364 dated Sep. 27, 2023, by USPTO 11 ps.
International Search Report and Written Opinion for PCT/US2023/17311 dated Aug. 14, 2023 by the USPTO, 16 pp.
Related Publications (1)
Number Date Country
20220157524 A1 May 2022 US
Provisional Applications (1)
Number Date Country
62299641 Feb 2016 US
Continuation in Parts (1)
Number Date Country
Parent 16079033 US
Child 17584543 US