Abnormal signal detecting device

Information

  • Patent Grant
  • 4481629
  • Patent Number
    4,481,629
  • Date Filed
    Thursday, November 17, 1983
    42 years ago
  • Date Issued
    Tuesday, November 6, 1984
    41 years ago
Abstract
An abnormal signal detecting device, comprising a signal sampling and conversion circuit for sampling a predetermined number of data points along an analog signal and generating digital sampled data signals representative thereof; a memory circuit, connected to the signal sampling and conversion circuit, for storing the digital sampled data; and a consistency detecting circuit, connected to the memory circuit, for comparing at least three consecutive digital sampled data signals and generating an output representing an abnormal condition whenever at least three consecutive digital sampled data signals are the same.
Description

BACKGROUND OF THE INVENTION
1. Field of the Invention:
The present invention relates to an abnormal signal detecting device which detects the abnormal state of a device by sampling, at periodic intervals, each cycle of an AC signal.
2. Description of the Prior Art:
In the device for sampling periodical AC signals such as current signals in a power system at constant intervals of each signal cycle (usually 30 degree interval) which performs digital conversion and feeds the data into a digital processing device, there is a possibility that the sampled data will not have a constant periodical property and that the data on both sides of the center of the peak value will not be consistent in view of the characteristics of the current signals.
When three consecutive data signals are the same, there is a possibility of an abnormal state in the sampling circuit or the digital conversion circuit etc.
The conventional test for the operation of a device for sampling such current signals in the power system is performed by switching, the input of the device to the test side and feeding known test signals into the device in order to test the output of the device. However, this method is impractical to test the state of the operation of the device from the precise viewpoint that the input is fed from the test side. Therefore, such method has a disadvantage in that it provides test results of low reliability.
SUMMARY OF THE INVENTION
The present invention overcomes the above-mentioned disadvantages of the conventional adevice and the object of the present invention is to provide an abnormal signal monitoring device which can detect the abnormal state of a device comprising a sampling circuit and a digital conversion circuit with an error of data by testing the consistency of continuous n consecutive data signals (n.gtoreq.3) obtained by sampling in view of characteristics of periodical AC signals input into the device.





BRIEF DESCRIPTION OF THE DRAWING
Various other objects, features and attendant advantages of the present invention will be more fully appreciated as the same becomes better understood from the following detailed description when considered in connection with the accompanying drawings in which like reference characters designate like or corresponding parts throughout the several views and wherein:
The drawing is a block diagram of one embodiment of an abnormal signal detecting device according to the present invention.





DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENT
Referring to the drawing, one embodiment of the present invention will be illustrated. In the drawing, signal sampling and conversion device (1) comprises a sampling circuit such as a sample and hold circuit well known in the art for sampling AC signals (1a) of the input electric power system each 30 degree of the cycle and a digital conversion circuit such as an analog to digital converter well known in the art for digitally converting signals output from the sampling circuit. The data given by the digital conversion circuit are input as the signals (1b) into an outer digital device (not shown) and the abnormal monitoring device (2). The abnormal monitoring device (82) comprises a memory circuit (3) for recording n consecutive signals (n.gtoreq.3) such as three consecutive signals (for three samples) (1b) and a consistency detecting circuit (4) such as a comparator well known in the art for testing the consistency of the data signals for three samples stored in the memory circuit (3) and to output a "1" signal (4a) to indicate an abnormal state when the three samples are the same.
In operation, if the signal sampling and conversion device (1) detects a normal state, three consecutive consistent data signals are not present as the signals (1b) in view of the characteristics of the AC signals (1a). However, if the signal sampling and conversion detects an abnormal state, in which three consecutive data signals (1b) are consistent, the data of the memory circuit (3) will be the same. This state is detected by the consistency detecting circuit (4) and a "1" signal (4a) is generated to indicate the abnormal state. When the input is zero, the abnormal monitoring device is also operated. This trouble can be overcome by the memorization of the contact condition of a breaker or an interrupter for the condition. The addition of the condition for the breaker or the interrupter can be attained by connecting a discrimination circuit or can be given by another manner.
The present invention can be applied for monitoring fault of an analog data input part of a digital processing device.
Obviously, numerous modifications and variations of the present invention are possible in light of the above teachings. It is therefore to be understood that within the scope of the appended claims, the invention may be practiced otherwise than as specifically described herein.
Claims
  • 1. An abnormal signal detecting device, comprising:
  • a sampling circuit means for sampling a predetermined number of data points along alternating current (AC) signal and generating digital sampled data signal representative thereof;
  • memory means, connected to said sampling circuit means, for storing said digital sampled data;
  • consistency detecting circuit means, connected to said memory means, for comparing at least three consecutive digital sampled data signals and generating an output representing an abnormal condition whenever said at least three consecutive digital sampled data signals are the same.
  • 2. An abnormal signal detecting device, according to claim 3, wherein:
  • said sampled data signals are sampled at 30.degree. intervals along each cycle of said AC signal.
Priority Claims (1)
Number Date Country Kind
54-163017 Dec 1979 JPX
Parent Case Info

This application is a continuation of application Ser. No. 261,209, filed May 6, 1981 now abandoned.

US Referenced Citations (15)
Number Name Date Kind
3334298 Monrad-Krohn Aug 1967
3424940 Foote Jan 1969
3623076 Moffitt Nov 1971
3683115 Schellenberg Aug 1972
3753133 Shumate, Jr. Aug 1973
3893617 Solberg Jul 1975
3927309 Fujiwara et al. Dec 1975
4008405 Neumann et al. Feb 1977
4031464 Norberg Jun 1977
4032766 Hughes et al. Jun 1977
4041404 Lewis, Jr. Aug 1977
4132947 Weischedel et al. Jan 1979
4152642 Doherty May 1979
4158809 Dellamano Jun 1979
4283713 Phillip Aug 1981
Foreign Referenced Citations (4)
Number Date Country
50-66142 Jun 1975 JPX
51-92143 Aug 1976 JPX
51-92144 Aug 1976 JPX
52-10748 Jan 1977 JPX
Continuations (1)
Number Date Country
Parent 261209 May 1981