1. Technical Field
The present invention relates generally to the field of data transmission and more particularly to circuits for on-chip AC coupling, stable common-mode voltage generation and baseline wander compensation for high-speed receivers. The invention can provide a full suite AC coupling solution including AC coupling, common mode generation, and baseline wander compensation. The solution can be fully integrated, meaning it is all on-chip, does not require any off-chip components, and meets the stringent requirements of preceding a DFE based high-speed transceiver.
2. Description of the Related Art
In high-speed transceiver design, AC coupling in the channel between the transmitter and the receiver connection is typically preferred and is often required for the functioning of the transmission link. This is particularly true for decision feedback equalization (DFE) based receivers. The DFE receiver operates as a nonlinear equalizer, and is effective to recover data that have been severely damaged by channel loss, reflections and high-frequency crosstalk. Such receivers are particularly useful in high speed backplane transceivers of 6 Gbps and beyond, especially for challenging applications that involve long-range legacy channels. A DFE receiver functions by subtracting the inter-symbol interference (ISI) arising from previously detected data from data that is being currently received. A receiver of this type is susceptible to noise and fluctuations in the DC and low frequency contents of the signal. AC coupling is an effective way of removing the ineluctable common-mode voltage mismatch and the low frequency disturbance. Such coupling insulates the DFE receiver from the channel, and allows for separate receiver common-mode voltage optimization from the transmitter.
One phenomenon that is a problem in an AC coupled system is baseline wander (BLW), which is signal dependent and varies over time. BLW affects the low frequency contents of the received signal and can cause errors in the detected data. The baseline wander is even more severe for an on-chip AC coupled system. This is due to the high AC coupling corner frequency resulting from the small devices that can be afforded on-chip.
The BLW in an on-chip AC coupled system must be mitigated for reliable link functioning. In the prior art, baseline wander compensation can be partitioned into the following major categories: DSP (digital signal processing) based; adaptive equalizer based; peak-detector based; and quantized feedback methods.
Digital BLW compensators, exemplified by U.S. Pat. No. 6,415,003, cancel baseline wander effects in the digital domain. The entire signal processing including the BLW compensation and the equalization are done by DSP algorithms. A high-resolution ADC is required to detect the tiny BLW change over time. This type of compensator is not practical for multi-Gbps transceivers using current CMOS technology, due to the unrealistic simultaneous requirements of ultra high-speed and high-resolution ADC.
The adaptive equalizer based BLW compensator, exemplified by U.S. Pat. No. 6,047,026, treats the baseline wander as a common source of ISI, and uses adaptive FIR or IIR filters to cancel BLW. For the FIR case, this type of compensator would require a large number of filter taps, that may be on the order of thousands, to track the tiny slowly varying baseline change. One solution to this problem is to use an IIR unit inside the DFE FIR filter to deal with the BLW. However, the BLW correction interacts and brings difficulty to the DFE adaptation loop. Both methods are not suitable for high-speed transceivers because of associated cost or interference.
The peak-detector based BLW compensators, exemplified by U.S. Pat. No. 5,940,442, are based on the assumption that the baseline wander is the dominating source of error. The amount of baseline wander is controlled by detecting the peak pulse against a predetermined threshold voltage, and subtracting the low-pass filtered version of the pulse. The scheme works well on equalized data. But when large amount of channel-limiting ISI coexist, the nonlinearly subtracted feedback peak-currents includes both the BLW and the channel-limiting ISI information. As a result, the ISI can not be linearly passed to the next stage, and is permanently damaged for DFE. These compensators are not suitable for our application.
Quantized feedback theory for baseline wander compensation is well known and is exemplified by U.S. Pat. No. 5,699,386. However, previous arts in this category are limited to simple circuits, wherein little signal processing is done between the AC coupling corner and the quantization device. Critical circuit issues such as stable common-mode voltage maintenance, mitigation of high-frequency feed-through from the quantized feedback, and prevention of excess current and capacitive loading from the baseline restoration circuit are not addressed.
When implementing a BLW correction circuit in the signal path before a DFE receiver, a number of design considerations preclude the use of existing methods such as those referred to above. These design considerations include the following:
1) A well defined common-mode voltage is needed before the DFE. The common-mode voltage has fundamental impact on the key performance measures of an analog circuitry, including linearity, bandwidth, signal-swing and many others. The DFE functions only when the transistors are biased in the saturation region. The common-mode voltage (Vcm) has to be stable, to guarantee consistent performance and maintain the dynamic range.
2) The clock feed-through or kick-back noise from the BLW correction circuit to the high-speed signal path needs to be mitigated. This is even more critical if DFE is used. If unprotected, the high frequency noise appears as jitter and distortion, and damages the data for proper DFE.
3) The current loading to the high-pass filter output node has to be well controlled. In a high-speed SERDES, the clock is recovered from the received data. The high-pass filter corner frequency has to be sufficiently low in order to pass through enough information to set up the timing loop before the BLW loop setup. The high-pass transfer function is given by Hhp(s)=sRC/(1+sRC). With a limited size capacitor available on the chip, the equivalent impedance R has to be large to maintain the corner frequency.
4) The capacitive loading must be minimized, because of the difficult return-loss and bandwidth requirement at multi-Gbps high data rate. The total parasitic budget drops quickly with the increase of the transmission rate. At 6.4 Gb/s, even with the favorite exact resistive matching, it is far from comfortable to accommodate all the essential elements without damage returnloss performance. Zero additional capacitive loading is the prerequisite of BLWC for 6.4 Gb/s+ transceivers. It is desirable for the capacitive loading from the BLW correction circuitry to be exempt from the high-speed signal path.
In view of the above, it would be desirable to offer a complete integrated AC coupling solution for applications of both DC balanced and non-DC balanced transmission. It would also be beneficial to provide a better technique for BLW correction that does not impose clock feed-through to the high-speed data path, and does not add extra capacitive or resistive loading. Moreover, it would be desirable to offer on-chip common-mode voltage generation and maintenance that is not dependent on gain, temperature or other IC process variations.
The current invention provides an AC coupling solution that uses a hybrid circuit structure for simultaneously providing both baseline wander compensation and common-mode voltage generation and maintenance. Embodiments of the invention are fully integrated, that is, are included in the same IC as the receiver of a transceiver system, such as a high-speed transceiver. In a useful embodiment, an integrated capacitor is placed between the receiver input pin and the input buffer, and a high impedance linear network, such as a single large resistor, is connected to the internal high-speed data node after the capacitor. An on-chip voltage generation and correction circuit is connected to the other side of the high impedance element to generate a common-mode voltage, and to provide dynamic, fine adjustment for the voltage level of received data. This voltage correction circuit is controlled by the feedback of data that is detected by the clock and data recovery unit (CDRU) of the receiver. The feedback data passes through a weighting element, wherein the amount of feedback gain is adjustable to provide a summing weight and thereby achieve a desired BLW compensation. A reference voltage is used to set the common-mode voltage. In one embodiment associated with a receiver having an input signal, a compensation circuit is provided that comprises a first feedback loop. The first feedback loop is adapted to receive a feedback signal, corresponding to data detected from the receiver input signal, and is further adapted to generate a specified correction component in response to the received feedback signal. The circuit further comprises a second feedback loop configured to generate a common-mode voltage that is determined by a reference voltage generator associated with the receiver. A mechanism combines the correction component with the common-mode voltage, in order to provide a reconstructed low frequency component for the receiver input signal.
A fully-integrated AC-coupling circuit with hybrid common-mode voltage (Vcm) generation and BLW compensation is proposed. The on-chip generated Vcm eliminates the requirement of an extra chip-pin and additional board-supply for the common-mode voltage, and offers the maximum freedom for circuit optimization. In addition, the heavy penalty resulted from large by-pass capacitors typically required in conventional on-chip Vcm-generation-circuit is avoided. Additional circuitry is included to cancel the BLW by feedback of the recovered data readily available in the receiver. Unlike the previous methods, the proposed circuit mitigates the contamination to the sensitive high-speed data from the high-frequency kick-back noise inherent to the quantized feedback. It also imposes ‘zero’ resistive or capacitive loads to the AC-coupling node. These qualities are of primary concern for 6.4 Gb/s+ high-speed transceivers, where the incoming signal is small and highly sensitive to noise and interference, and the difficult return-loss performance critically depends on the total parasitic capacitance seen at the pin. Endorsed by the little resistive loading, low intrinsic AC-coupling corner frequency for clock recovery can be implemented with limited on-chip capacitor. The circuit is particularly useful for compensation of BLW immersed in excess channel-limiting ISI, where most previous methods fail. A data compressor is offered for parallel to single-bit conversion to extend the application to the popular parallel data recovery architectures. A formula is provided to compute the proper BLW feedback gain. With the proposed circuit inside the receiver, both DC and AC-coupled paths can exist simultaneously for the optimal operation of all circuits.
The novel features believed characteristic of the invention are set forth in the appended claims. The invention itself however, as well as a preferred mode of use, further objects and advantages thereof, will best be understood by reference to the following detailed description of an illustrative embodiment when read in conjunction with the accompanying drawings, wherein:
With reference now to
Referring further to
As discussed above, baseline wander (BLW) is a significant problem in on-chip AC coupled systems, such as receiver system 100 shown in
In the configuration shown by
Referring to
The low frequency amplitude of the receiver input signal can be corrected for baseline wander effects by applying a BLWC correction gain thereto. The required BLWC correction gain can be determined from the transmitter (TX) amplitude swing and the DC loss of the transmission channel, by the following relationship:
BLW correction gain=TX swing/10^(channel DC loss in dB/20) Eqn. (1)
From Eqn. (1), correction gain values can be computed for use with circuit 200. For example,
Referring further to
It is thus seen that certain elements of circuit 200, together with buffer 106, form a feedback loop to produce the signal Vcmp/Vcmn. These elements include switches 202a and 202b, switches 204a and 204b, summers 208a and 208b, I/V converters 214a and 214b, and the impedance networks 116a and 116b. Relationships pertaining to the operation of this feedback loop are set forth hereinafter. Moreover, by providing the signal Vcmp/Vcmn with BLW correction gain, and by then combining Vcmp/Vcmn with the input signal Vinp/Vinn, BLW effects in the input signal are corrected or compensated for.
In order to generate the current icm, representing the common-mode voltage, circuit 200 further includes a programmable generator 216, for supplying a reference voltage Vref. Usefully, generator 216 comprises a resistor ladder (not shown) consisting of identical elements. The ladder is connected between the power supply and ground of circuit 200, and has multiple tap points controlled by switches to provide adjustability of the output voltage. Generator 216 is thereby programmable to provide a particular value of Vref, by coupling a digital command thereto through a Vref control 218. The digital command may be supplied by a bit register or the like. The Vref value provided for a particular application is coupled from the Vref generator 216 to an input of a comparator, such as operational amplifier 220.
It is thus seen that generator 216, comparator 220 and circuits 222 and 224, together with summers 208a and 208b and I/V converters 214a and 214b, form a second feedback loop that maintains a steady common-mode voltage between the voltages Vcmp and Vcmn produced by the first feedback loop, as described above. It is to be emphasized that the common-mode voltage has profound impact on the functioning of an analog circuit. Such voltage affects the linearity, bandwidth, signal swing and many other key performance measures. The on-chip common-mode voltage generation and maintenance provided by circuit 200 eliminates the requirement to have an extra chip pin and additional board power supply for the common-mode of the AC-coupled path. Since the common-mode voltage generated on-chip is programmable and can be set by register bits, it significantly enhances freedom of circuit operation and optimization.
In describing operation of the feedback loops of circuit 200, it is to be understood that Rpflt and Rnflt are the resistances of high impedance networks 116a and 116b, respectively, where Rpflt=Rnflt=R. Rp and Rn are the respective resistances of I/V converters 214a and 214b, and R1 and R2 are the resistances of detection circuit 222. The following are valid for these resistance values:
Rp=Rn<<R1=R2 Eqn. (2)
R1=R2<<Rnflt=Rpflt Eqn. (3)
If CPVCM is the parasitic capacitance seen at the voltage node Vcmp and Vcmn, Vfeedback is reconstructed by BLWCP/BLWCN routed to circuit 200, and Vin is the input receiver signal (RXDP−RXDN) before the AC-coupling capacitors 104a and b, then in the frequency domain the complete reconstructed signal V(s) is given by:
In Equation (4) G denotes the feedback gain. Assuming the feedback latency is much smaller than the AC coupling time-constant, and the feedback gain G is tuned to match the Vin low-frequency amplitude, then at steady state the following approximation is true:
Therefore, the high-speed signal V(S) is reconstructed without loss of information.
To emphasize features of the embodiment shown by circuit 200, it is noted that the P and N feedback voltage is first filtered by the low-pass filter formed naturally by the parasitic capacitor and total impedance seen at the node. The corner frequency of this filter is typically several orders higher than the AC coupling corner frequency. It filters the high-frequency noise and jittering from the digital feedback signal and other coupling sources. Then the feedback signal is further heavily low-pass filtered by the high-impedance element and the AC coupling capacitors 104a and 104b, and adds the residual voltage adjustment to the high-speed data line to cancel out the baseline wander accumulation in real time as previously described. The high-pass filtering of the high-speed input signal and the dominant low-pass filtering of the feedback signal enjoys the same corner frequency since they are formed by the same set of circuit elements, that is, capacitors 104a and 104b and high impedance resistive network 116a/116b. The feedback correction voltage is developed locally in the common-mode generation circuitry from current pulses. The high-impedance element 116a/116b is used to connect the correction to the high-speed data line, so that no significant current is drawn. The intrinsic AC coupling corner frequency is related to the time-constant formed by the AC capacitor and the high-impedance element, and can be made low with limited on-chip capacitance. The parasitic capacitance loading from the Vcm generation and BLW cancellation circuit 200 is greatly attenuated by the high-impedance element. The high-speed data line is also immune from the clock-feedthrough or kick-back noise from the digital feedback signal. The kick-back noise is by-passed by the much lower impedance path to the gnd/power supply, and would not traverse the high-impedance path to the highly sensitive high-speed data line.
These qualities are of primary concern for high-speed transceivers of multi-Gbps and beyond, where the received signal is small and highly sensitive to noise and interference, and the difficult return-loss performance is critically dependent on the total parasitic capacitance seen at the pin. The low intrinsic high-pass AC coupling corner frequency is important in the system where the clock has to be recovered from the received data, which is the case for most Gbps Serdes standards.
Besides the features mentioned above, the fully integrated complete AC coupling solution provided by embodiments of the invention offers other important advantages. Compared with external AC coupling, it possible that only a selective set of the circuitries on the receiver are AC coupled. DC coupled paths could coexist by tapping directly to the input pin. As a result, circuit functions that would benefit from DC coupling can be implemented.
Referring to
Accordingly,
Referring to
The description of the preferred embodiment of the present invention has been presented for purposes of illustration and description, but is not intended to be exhaustive or limited to the invention in the form disclosed. Many modifications and variations will be apparent to those of ordinary skill in the art. The embodiment was chosen and described in order to best explain the principles of the invention and the practical application to enable others of ordinary skill in the art to understand the invention for various embodiments with various modifications as are suited to the particular use contemplated.
This application claims the benefit of provisional patent application Ser. No. 60/843,305 filed on Sep. 8, 2006, and entitled “Fully Integrated AC Coupling Circuit with Hybrid Stable Common Mode Generation and Zero Load Kick Back Immune Baseline Wander Compensation” which application is hereby incorporated herein by reference.
Number | Name | Date | Kind |
---|---|---|---|
4471399 | Udren | Sep 1984 | A |
4625320 | Butcher | Nov 1986 | A |
4764984 | Franke et al. | Aug 1988 | A |
4953041 | Huber | Aug 1990 | A |
5107379 | huber | Apr 1992 | A |
5124673 | Hershberger | Jun 1992 | A |
5200750 | Fushiki et al. | Apr 1993 | A |
5227795 | Yamakido et al. | Jul 1993 | A |
5302860 | Fischer et al. | Apr 1994 | A |
5426389 | Webster | Jun 1995 | A |
5465272 | Smith | Nov 1995 | A |
5581387 | Cahill | Dec 1996 | A |
5699386 | Measor et al. | Dec 1997 | A |
5708389 | Gabara | Jan 1998 | A |
5790064 | Fujimori | Aug 1998 | A |
5790295 | Devon | Aug 1998 | A |
5844439 | Zortea | Dec 1998 | A |
5914982 | Bjarnason et al. | Jun 1999 | A |
5940442 | Wong et al. | Aug 1999 | A |
5949819 | Bjarnason et al. | Sep 1999 | A |
5978417 | Baker et al. | Nov 1999 | A |
6005500 | Gaboury et al. | Dec 1999 | A |
6047026 | Chao et al. | Apr 2000 | A |
6121118 | Jin et al. | Sep 2000 | A |
6211716 | Nguyen et al. | Apr 2001 | B1 |
6262993 | Kirmse | Jul 2001 | B1 |
6275087 | Dehghan | Aug 2001 | B1 |
6304615 | Webster | Oct 2001 | B1 |
6324232 | Mirfakhraei | Nov 2001 | B1 |
6362757 | Lee et al. | Mar 2002 | B1 |
6408032 | Lye et al. | Jun 2002 | B1 |
6415003 | Raghavan | Jul 2002 | B1 |
6463108 | Shakiba | Oct 2002 | B1 |
6496889 | Perino et al. | Dec 2002 | B1 |
6501792 | Webster | Dec 2002 | B2 |
6504849 | Wang et al. | Jan 2003 | B1 |
6618436 | Greiss et al. | Sep 2003 | B2 |
6625124 | Fan et al. | Sep 2003 | B1 |
6643269 | Fan et al. | Nov 2003 | B1 |
6647428 | Bannai et al. | Nov 2003 | B1 |
6680912 | Kalman et al. | Jan 2004 | B1 |
6717956 | Fan et al. | Apr 2004 | B1 |
6747580 | Schmidt | Jun 2004 | B1 |
6822987 | Diaz et al. | Nov 2004 | B2 |
6865149 | Kalman et al. | Mar 2005 | B1 |
6885090 | Franzon et al. | Apr 2005 | B2 |
6927490 | Franzon et al. | Aug 2005 | B2 |
6973107 | Diaz et al. | Dec 2005 | B2 |
7589649 | Aga et al. | Sep 2009 | B1 |
20020021165 | Hwang et al. | Feb 2002 | A1 |
20020021767 | Greiss et al. | Feb 2002 | A1 |
20020084717 | Murphy | Jul 2002 | A1 |
20020085303 | Murphy et al. | Jul 2002 | A1 |
20020096969 | Murphy | Jul 2002 | A1 |
20020113689 | Gehlot et al. | Aug 2002 | A1 |
20030031126 | Mayweather et al. | Feb 2003 | A1 |
20030144011 | Richards et al. | Jul 2003 | A1 |
20030217326 | Dati et al. | Nov 2003 | A1 |
20040008890 | Clark et al. | Jan 2004 | A1 |
20040052528 | Halgren et al. | Mar 2004 | A1 |
20040071346 | Clark et al. | Apr 2004 | A1 |
20040096022 | Zhang | May 2004 | A1 |
20040113685 | Abidin et al. | Jun 2004 | A1 |
20040130816 | Feyh | Jul 2004 | A1 |
20040136411 | Hornbuckle et al. | Jul 2004 | A1 |
20040213274 | Fan et al. | Oct 2004 | A1 |
20050002570 | Clark et al. | Jan 2005 | A1 |
20050030985 | Diaz et al. | Feb 2005 | A1 |
20050198674 | Lin et al. | Sep 2005 | A1 |
20050218994 | Guckenberger et al. | Oct 2005 | A1 |
20050238014 | Kang | Oct 2005 | A1 |
20050249295 | Payne et al. | Nov 2005 | A1 |
20050271101 | Diaz et al. | Dec 2005 | A1 |
20080012642 | Cranford et al. | Jan 2008 | A1 |
20080057900 | Fang et al. | Mar 2008 | A1 |
Number | Date | Country | |
---|---|---|---|
20080063091 A1 | Mar 2008 | US |
Number | Date | Country | |
---|---|---|---|
60843305 | Sep 2006 | US |