AC-DC converter circuit and power supply

Information

  • Patent Grant
  • 8238129
  • Patent Number
    8,238,129
  • Date Filed
    Tuesday, April 20, 2010
    14 years ago
  • Date Issued
    Tuesday, August 7, 2012
    12 years ago
Abstract
An AC-DC converter, comprises: a first capacitor and a second capacitor; and a rectifier circuit connected to the first and second capacitor and operative to charge both the first and the second capacitor and to discharge the first capacitor independently of the second capacitor. The AC-DC converter circuit provides a rectified output voltage, and a duration of time that a current is drawn from the second capacitor is less than approximately 25% of a period of the rectified output voltage.
Description
BACKGROUND

Portable electronic devices are ubiquitous in society. For example, electronic devices such as telephones, computers, radios and televisions have all evolved from comparatively large stationary devices that connected to alternating current (AC) power in the home or office to increasingly smaller portable devices adapted to operate on direct current (DC) power that is normally connected directly to the device. Often, the DC power source is a battery that can be charged and recharged repeatedly for reuse. The ability to recharge the battery is both economically and environmentally beneficial.


Power supplies are devices adapted to convert an AC input to a DC output. For example, power supplies are used to recharge batteries as well as to allow devices that operate on DC power to be connected to an AC source, such as a wall plug in a home or office.


In a typical application, the AC-DC converter provides output current or power to the load. For example, the power to the load may be to charge a battery in the electronic device, the power for operation of the portable electronic device, or both.


The power delivered to the output is delivered from the AC input through a rectifier initially. A storage capacitor is provided in the AC-DC converter circuit to store energy during the input voltage periodic cycle, filter the rectified voltage, and prevent the voltage waveform from the rectifier from falling below the threshold voltage necessary to deliver the power to the rest of the AC-DC power converter and ultimately to the output load. Without the energy storage capacitor to hold the rectified voltage, the rectified voltage waveform would consist of rectified half wave sinusoids and the voltage would consistently fall below the threshold voltage.


The energy stored on the energy storage capacitor is proportional to the capacitance times the square of the voltage stored on the capacitor. Power delivered to the output is the first derivative with respect to time of the energy delivered to the output. Typically, the capacitor size is proportional to the output power requirement and to the time interval during which the capacitor is not being charged during the half cycles of the low frequency AC line current. The capacitor must maintain voltage to the load during the ‘falling’ half portion of this half wave rectified voltage signal. In many applications the AC line voltage is at frequencies of 50 Hz and 60 Hz, and the half-wave rectified voltages are 100 Hz and 120 Hz, respectively. As such, the capacitor must maintain the voltage for about half of the period of a 120 Hz signal, which equates to a time interval of about 4.2 milliseconds.


Notably, during the falling half portion of the rectified voltage signal, the voltage drops over time. This voltage drop is referred to as voltage ‘droop.’ In order to maintain the voltage output to the load above the threshold, the magnitude of the droop is controlled over the half-period. In known circuits, the magnitude of the voltage droop is maintained at an acceptable level by providing an energy storage capacitor with a relatively large capacitance. In addition, the power requirements of the energy storage capacitor are rather large in many known applications. Relatively large capacitance, or relatively large power requirements, or both, can result in a dimensionally large capacitor needed in the AC-DC power converter circuit. With the ever-decreasing size of electronic devices, dimensionally large electronic components are undesirable.


What is needed, therefore, is an AC-DC power converter circuit that overcomes at least the shortcomings of known power supplies described above.


SUMMARY

In accordance with an example embodiment, a power supply includes an AC-DC converter circuit. The AC-DC converter circuit includes a first capacitor and a second capacitor; and a rectifier circuit connected to the first and second capacitor and operative to charge both the first and the second capacitor and to discharge the first capacitor independently of the second capacitor. In addition, the power supply includes an acoustic transformer.


In accordance with another example embodiment, an AC-DC converter includes a first capacitor and a second capacitor; a rectifier circuit connected to the first and second capacitor and operative to charge both the first and the second capacitor and to discharge the first capacitor independently of the second capacitor. The AC-DC converter circuit of the example embodiment provides a rectified output voltage, and a duration of time that a current is drawn from the second capacitor is less than approximately 25% of a period of the rectified output voltage.





BRIEF DESCRIPTION OF THE DRAWINGS

The example embodiments are best understood from the following detailed description when read with the accompanying drawing figures. It is emphasized that the various features are not necessarily drawn to scale. In fact, the dimensions may be arbitrarily increased or decreased for clarity of discussion. Wherever applicable and practical, like reference numerals refer to like elements.



FIG. 1 is a simplified block diagram of a portable electronic device including a power supply in accordance with an example embodiment.



FIGS. 2A-2C are simplified circuit diagrams of a AC-to-DC converter circuits in accordance with example embodiments.



FIGS. 3A-3C are graphical representations of voltage output versus time of a circuit accordance with example embodiments.



FIGS. 4A-4C are graphical representations of voltage output versus time of a circuit accordance with example embodiments.



FIGS. 5A-5C are simplified block diagrams of power supply circuits in accordance with example embodiments.





DEFINED TERMINOLOGY

The terms ‘a’ or ‘an’, as used herein are defined as one or more than one.


The term ‘plurality’ as used herein is defined as two or more than two.


The term ‘integrated’ is defined herein as made into a whole by bringing parts together; unified.


DETAILED DESCRIPTION

In the following detailed description, for purposes of explanation and not limitation, specific details are set forth in order to provide a thorough understanding of example embodiments according to the present teachings. However, it will be apparent to one having ordinary skill in the art having had the benefit of the present disclosure that other embodiments according to the present teachings that depart from the specific details disclosed herein remain within the scope of the appended claims. Moreover, descriptions of well-known apparati and methods may be omitted so as to not obscure the description of the example embodiments. Such methods and apparati are clearly within the scope of the present teachings.



FIG. 1 is a simplified block diagram of a portable electronic device (‘device’) 101 in accordance with an example embodiment. The device 101 includes an integrated power supply 102, which includes an AC-DC converter 103. The AC-DC converter 103 receives an AC input voltage from an AC source 104. The power supply 102 converts the AC voltage into a DC output voltage 105 that is received at a DC input 106. The DC input 106 may be the power input used to power the electronic device 101 or to charge a battery (not shown), or both.


In certain embodiments, the power supply 102 may be integrated into the device 101 and the battery may be integrated into the device 101 as a separate component. In specific embodiments, the power supply 102 and battery are integrated into the device 101, but removable/detachable from the device. In other embodiments, the battery is integrated into the power supply 102. In these embodiments, the power supply 102 including the battery may be integrated into the device 101. In specific embodiments, the power supply 102 with the integrated battery comprises a module that is removable from the device 101. In still other embodiments, the power supply 102 is a stand-alone device and is not integrated into the device 101.


Many details of the portable electronic device 101, the power supply 102 and the integration of the components described above into the device 101, or into the power supply 102, or both, are omitted to avoid obscuring the presently described embodiments. These details may be found in the incorporated patent application to Unkrich, et al.



FIG. 2A is schematic block diagram of a power supply 102 including the AC-DC converter circuit 103 in accordance with an example embodiment. The AC-DC converter circuit 103 includes a rectifier circuit 201. The rectifier circuit 201 is connected to an AC source 202, which is not a component of the power supply 102. The AC-DC converter circuit 103 includes a first capacitor (C1) 203 and a second capacitor (C2) 204, which are charged by the rectifier circuit 201. The first and second capacitors 203 and 204 have voltages VC1 and VC2, respectively, and are adapted to allow the first capacitor 203 to discharge independently of the second capacitor 204.


As described more fully herein, the second capacitor 204 provides current to a load 206 and other components of the power supply 102 when the rectified AC line voltage on capacitor 203 drops below a threshold voltage level.


The load 206 on the AC-DC converter circuit 103 represents the rest of the functionality and power transfer to the output of the power supply circuit 102 converting the rectified voltages on capacitors 203 and 204 to the DC output 105 of FIG. 1. Beneficially, the dimensional size of the first and second capacitors 203, 204 are smaller compared to energy storage capacitors included in known AC-DC converter circuits for similar output power levels of power supply 102, fostering size reduction of the power supply 102 and integration of the power supply 102 into portable electronic devices, for example.


The power supply 102 includes a switching apparatus 207. In accordance with presently described embodiments, the switching apparatus 207 is conceptual. To this end, the switching apparatus 207 of the example embodiments represents the switching of drawing power from the energy stored on the first capacitor 203 or the second capacitor 204 depending upon the phase of the AC input voltage and is carried out via components of the load 206, which may be other components of the power supply 102. Further description of the switching apparatus 207 is provided in connection with the example embodiments of FIGS. 3A-5C.


The load 206 includes a control 210, which conceptually represents the control of the power loading. The control 210 controls a first switch 208 and a second switch 209, which conceptually represent the selection of power loading sources from the AC-DC converter circuit 103. The load 206 includes the combined loading of the remaining components of the power supply 102 and the loading of the DC output voltage 105 connected to the power supply 102.



FIG. 2B is a simplified schematic diagram of a power supply 102 in accordance with an example embodiment. The power supply 102 includes the rectifier circuit 201 connected to an AC source 202. In the present embodiment, the rectifier circuit 201 includes a full bridge rectifier circuit connected to a junction diode 205. The power supply 102 also includes AC-DC converter circuit 103, which includes first capacitor 203, second capacitor 204 and rectifier circuit 201. As such, the series connection of the diode 205 and second capacitor 204 is in parallel with the first capacitor 203.


In embodiments of the present teachings, the first capacitor 203 is optional or has a comparatively small capacitance. Notably, some line filtering of noise spikes on the AC input requires inclusion of the first capacitor 203. As such, in certain applications the first capacitor 203 is needed along with other components to meet this desired end. The need for the first capacitor 203 and other components for line filtering is known to those skilled in the art.


In illustrative embodiments, the diode 205 may be a Schottky diode or a pn junction diode. As described more fully herein, the diode 205 allows the second capacitor 204 to function as an alternative energy storage device to provide power to from the AC-DC converter 103 to the load 206 and other components when the voltage on capacitor 203 falls below a threshold voltage. Other known rectifying devices are also contemplated for this purpose. For example, a field effect transistor (FET) switch could also be used.


The connection between the load 206 and the AC-DC converter circuit 103 is via the switching apparatus 207. As noted previously, the switching apparatus 207 is a conceptual manifestation of various switching functions of the power supply 102. However, the present teachings contemplate a stand-alone switching apparatus 207 implemented in hardware. Illustratively, the switching apparatus 207 first and second switches 208, 209 could be implemented though FET or micro-electro-mechanical systems (HEMS) switches. In such a stand-alone implementation, the load 206 may be connected to and thus not part of the switching apparatus 207.


When the switching apparatus 207 is implemented as a stand-alone switching apparatus, the control of the switches 208 and 209 is via a controller 210 that includes a voltage level sensor. Controller 210 compares the voltage across the first capacitor 203 to a reference voltage. The reference voltage may be generated using a bandgap voltage reference, a zener diode, or other known techniques. When the voltage on the first capacitor 203 falls below a threshold, the load 206 is switched from drawing power from the first capacitor 203 to drawing power from the second capacitor 204. As such, the controller 210 disengages the first switch 208 and engages the second switch 209.


In an embodiment, the controller 210 may include an operational amplifier as part of a comparator circuit adapted to compare two voltages. One voltage could be generated by a zener diode and the other could be the sensed voltage of capacitor 203. These and other comparator circuits within the purview of one skilled in the art may be implemented to realize the controller 210 and its desired function.


As alluded to previously, in known converter circuits, the capacitance and required energy sourcing of capacitors filtering full wave bridge rectifier circuits are comparatively large. For example, in a known circuit, a power converter with an overall 50% efficiency and an output power of 3.5 W using an input AC-DC converter circuit 103 with a voltage droop of 80 V, a peak AC input voltage of 120 V, a droop time (Δt) of one-quarter cycle at 60 Hz (4.2 ms) will require a minimum capacitor value of approximately 6.1 μF. Normally in such known circuits, a capacitor having a capacitance of 10 μF to 14 μF may be required to reduce the voltage droop to a more acceptable voltage to ensure proper function of the switching regulator. As will be readily appreciated by one of ordinary skill in the art, capacitors with capacitance of the magnitude required in known AC-DC converter circuits are comparatively dimensionally large and thus not practical for use in many comparatively small portable electronic devices.


By contrast, and as described more fully herein, the AC-DC converter circuit 103 of the example embodiments requires capacitors 203, 204 to be substantially smaller in capacitance than those required in known circuits, while providing adequate voltage droop prevention. Capacitors contemplated for use in circuit 102 are thus significantly smaller in dimension than those required in known circuits, fostering integration of the circuit 102 into the portable electronic device 101.


Illustratively, for a droop of approximately 80V over a time interval of 0.83 msec, power supply efficiency of 50%, input AC peak voltage of 100V, the second capacitor 204 has a capacitance of at least approximately 1.2 μF. More generally, in accordance with the example embodiments, the portion of the rectified voltage period over which the current is drawn from the second capacitor 204 is approximately 25% or less. In an illustrative 120 Hz rectified voltage signal this equates to a droop time (Δt) of approximately 2.1 ms. The portion of the rectified voltage period during which the current is drawn from the second capacitor 204 may be less than approximately 20%, or less than approximately 15%, or less than 10%, or less than 5%.


In the embodiment of FIG. 2C, a first rectifier circuit 214 and a second rectifier circuit 215 charge first and second capacitors 203 and 204, respectively. In the illustrative embodiments of FIG. 2C, the rectifier circuits 214 and 215 comprise rectifier circuit 201. Many of the details of the embodiment of FIG. 2C are common to those described in connection with the embodiments of FIGS. 2A and 2B. These details are not repeated.



FIGS. 3A-3C are graphical representations of certain voltages versus time provided by circuits of the example embodiments. In the interest of clarity of description, the description of FIGS. 3A-3C should be reviewed in the context of the example embodiments described in conjunction with FIG. 2B. However, the descriptions may be reviewed in context of the embodiments of FIGS. 2A and 2C.



FIG. 3A is a graphical representation of the voltage (VC1) across the first capacitor 203 of the AC-DC converter circuit 103 over time. The voltage across first capacitor 203 is shown as voltage waveform 302. A full wave rectified voltage waveform 301 provided by the rectifier circuit 201 implemented with a full bridge rectifier without the first and second capacitors 203 and 204, is superposed for comparative purposes on voltage waveform 302. The state of the first switch 208 versus time is shown immediately beneath the graph of voltage waveforms 301 and 302.


During a time interval T1303, the rectified AC voltage on capacitor 203 drops and the first capacitor 203 discharges and sources energy to certain components of the power supply 102, such as the load 206. During the time interval Δt 304, the first capacitor 203 is not sourcing energy to the components of the power supply 102 such as the load 206 and is not charging or discharging. During a time interval T2305, the first capacitor 203 is charging from the AC input through the rectifier circuit 201; and the rectifier circuit 201 is sourcing energy to the load 206.



FIG. 3B is a graphical representation of the voltage across the second capacitor 204 of the AC-DC converter circuit 103 over time. The voltage across the second capacitor 204 is shown as voltage waveform 306. The full wave rectified voltage waveform 301 provided superposed for comparative purposes on the voltage waveform 306. The state of the second switch 209 versus time is shown beneath the graph of voltage waveforms 301 and 302.


During the period of time T1303, the second capacitor 204 is charged and is not sourcing energy. During the time interval Δt 304, the second capacitor 204 is discharging and sourcing energy to certain components of the power supply 102, such as the load 206. During the period of time T2305, the second capacitor 204 is charging from the rectifier circuit 201.



FIG. 3C is a graphical composite representation of the voltage available to power the load 206 (load voltage VL) versus time for the AC-DC power converter circuit 103 in accordance with an example embodiment. Voltage VL is shown as voltage waveform 307 which is a composite of waveforms 302 and 306. A full wave rectified voltage waveform 301 is again superposed for comparative purposes on the graph of VL versus time.


At point 308 of a voltage waveform 307, and as shown in FIGS. 3A and 3B, the first switch 208 is closed and the second switch 209 is open. During the period of time T1303 the second capacitor 204 is charged and is not sourcing energy to the load 206. As noted above, the first capacitor 203 is charged and then discharged during this interval of time. Just prior to the period of time T1303, the second capacitor 204 has been charged to the maximum voltage of the AC line source. When the rectified AC line voltage drops below its maximum level, with the second capacitor 204 at the maximum rectified AC line voltage, the diode 205 is reverse biased. The first capacitor 203, which was also charged to the maximum rectified AC line voltage, begins to discharge to the load and the AC source supplies no current to the load.


At point 309 of the curve, which corresponds to the termination of the time interval T1303, the first switch 208 is opened and the second switch 209 is closed. In an illustrative embodiment, the voltage level sensor of the controller 210 senses that the output voltage has dropped to a threshold voltage and disengages the first switch 208 and engages the second switch 209.


Because the diode 205 is reversed biased during time interval T1303, the second capacitor 204 retains its charge and thus is charged to the maximum rectified AC line voltage at point 309. With the second switch 209 engaged, the second capacitor 204 begins to discharge by providing power to certain components of the power supply 102 such as the load 106. From point 309 to point 310, which corresponds to the time interval Δt 304, diode 205 remains reverse biased and the voltage at the load is set by the voltage across the second capacitor 204. As will be appreciated, the time interval Δt 304 is the droop time described previously.


At the termination of the time interval Δt 304, the rectified AC input voltage surpasses the voltage on capacitor 204 and the controller 210 disengages the second switch 209 and engages the first switch 208. Notably, the threshold voltage at point 310 is the minimum input voltage needed by the switching regulator to provide suitable switching. Beginning at point 310, with the second capacitor 204 discharged to a lower voltage and the rectified AC line voltage increasing, the diode 205 is forward biased. In this state, the AC line source provides current to certain components of the power supply 102, such as the load 206; and to the first capacitor and second capacitors 203, 204.


In the transition between point 310 and point 311 of the voltage waveform 307, the rectified AC source voltage increases to a maximum value. At point 311, the second capacitor 204 is charged to the maximum rectified AC line voltage and the voltage from the rectifier 201 begins to drop. This voltage drop results in a reverse bias across the diode 205 and the first capacitor 203 begins to discharge providing power to the load 206. At point 312, like point 309, the voltage VL has dropped to approximately the threshold voltage. The control 210 senses the voltage level on capacitor 203 is at a threshold value and disengages the first switch 208 and engages the second switch 209. At point 313, with a voltage substantially the same as the peak rectified AC line voltage, the second capacitor 204 begins to discharge as described previously.


The embodiments described in connection with FIGS. 2A-3C results in maintaining the voltage to the switching regulator circuit at or above a threshold voltage to ensure sufficient power is available to the isolation transformer. Beneficially, the AC-DC converter circuit 102 provides this voltage using comparatively small capacitance capacitors 203, 204 having comparatively small capacitance values and comparatively small power ratings. To this end, a voltage droop Δv 314 occurs over (droop) time interval Δt 304. The voltage droop Δv is equal to the maximum rectified AC line voltage minus the threshold voltage. For a 120V rectified AC line voltage and a 50 V threshold voltage, this equates to Δv=70V. In a specific embodiment, this corresponds to a droop time of less than approximately 14% of the period of a 60 Hz AC line voltage.


As described above, during this time the second capacitor 204 is providing current to the load. Notably, the time interval Δt 304 is comparatively small and thus the power rating and capacitance of the second capacitor 204 may be relatively small. This translates to a dimensionally small capacitor, which fosters integration of the AC-DC converter 103 with the power supply 102; and in a specific embodiment the integration of the power supply 102 into a portable electronic device.


In example embodiments, time interval Δt 304 represents the portion of the rectified voltage period during which the current is drawn from the second capacitor 204. In the illustrative embodiments, time interval Δt 304 represents less than approximately 25%, or less than approximately 20%, or less than approximately 15%, or less than 10%, or less than 5% of the rectified voltage period of waveform 301.


Furthermore, during a portion of the rectified AC line voltage during period of time 305, the current to certain components of the power supply 102, such as the load 206 is supplied primarily from the rectifier circuit 201. As noted, the first capacitor 203 discharges when the rectified AC voltage begins to drop. The effect of reducing the size of the capacitor 203 is further illustrated in FIGS. 4A-4C. Again, this translates to a dimensionally small capacitor, which fosters a dimensionally smaller AC-DC converter 103. Thus, the power supply 102 may be made dimensionally smaller. As will be appreciated, reducing the dimensional size of the power supply 102 may be useful in embodiments where the power supply is integrated into the portable electronic device 101; or in embodiments where the power supply is a stand-alone device.



FIG. 4A is graphical representation of a voltage waveform 402 across the first capacitor 203 of the AC-DC converter circuit 103 over time. As in connection with FIGS. 3A-3C, a voltage waveform 401 of a full bridge rectifier is superposed over the voltage waveform 402 for comparative purposes. In the present embodiment, the capacitance of the first capacitor 203 is comparatively small so that it discharges at substantially the same rate as the AC input voltage is falling. As noted previously, the first capacitor 203 is optional but generally included to provide filtering of noise on the AC input line voltage. If the first capacitor 203 is omitted, the analysis presented here remains substantially unchanged. Notably, capacitor 203 is comparatively smaller since it is not required to source the power to the load 206.



FIGS. 4A-4C illustrate the design of a power supply 102 with a comparatively lower threshold voltage. Because the lower threshold voltage changes the time when the voltage on capacitor 203 falls below the threshold and therefore when the switches 208, 209 engage, the capacitance of the second capacitor 204 is comparatively smaller. As such, the time interval Δt 403 is smaller than the time interval Δt 304, resulting in a comparatively larger voltage droop Δv 404. Notably, the state of the first and second switches 208, 209 is substantially the same as described in FIGS. 3A-3C, and is described more fully in conjunction with FIG. 4C.



FIG. 4B is graphical representation of a voltage waveform 405 across the second capacitor 204 of the AC-DC converter circuit 103 over time. Because the time interval Δt 403 is smaller compared to the time interval Δt 304 of FIG. 3B, a smaller capacitance for the second capacitor 204 is realized. The second capacitor 204 also has a comparatively larger discharge range (Δv 404) over the time interval Δt 403 assuming the same load 206.



FIG. 4C is a graphical representation of voltage waveform VL 406 across the load 206 versus time in accordance with another example embodiment. At point 407, the first switch 208 is closed and the second switch 209 is opened. The diode 205 is forward biased and the second capacitor 204 begins to charge. In the embodiment where the first capacitor 203 is present but small in magnitude, the first capacitor 203 is also charged. However, in the event where the first capacitor 203 is present, its capacitance is small and its contribution to the load current during discharge beginning at the peak voltage rectified AC line voltage is limited.


From point 407 to point 408, certain components of the power supply 102 such as the load 206 are driven substantially by the rectified AC line voltage. At point 408, the maximum rectified AC line voltage is reached and the second capacitor 204 is charged to this voltage. Also, at point 408, the rectified AC line voltage begins to drop, and because the voltage at the second capacitor 204 is greater than the line voltage in this transition, the diode 205 is reverse biased. At point 409, the threshold voltage for the suitable function of switching regulator is reached. The voltage level sensor of the controller 210 engages the second switch 209 and disengages the first switch 208. At point 410, the second capacitor 204 begins to discharge from the maximum rectified AC line voltage through the components of the power supply 102.


The second capacitor 204 discharges over time Δt 403 and the voltage VL drops by Δv 404. At point 411, the minimum voltage is again reached. The voltage level sensor of the control 210 disengages the second switch 209 and engages the first switch 208. Additionally, at point 411, the voltage drop across the diode is positive, the diode 205 is forward biased, and the voltage from the rectifier circuit begins to increase. As can be appreciated, the sequence repeats.


In the example embodiments described in connection with FIGS. 4A-4C, the threshold voltage is comparatively low. For example, the threshold voltage is illustratively 20 V. From a nominal 120 V rectified AC line voltage, this corresponds to a droop voltage Δv 404 of approximately 100 V. The time interval Δt 403 is correspondingly smaller equivalent to less than apprximately 6% of the period of a 60 Hz AC line voltage.



FIGS. 5A-5C are simplified schematic diagrams of power supply circuits 102 including the AC-DC converter circuit 103 in accordance with example embodiments. Many of the details of the components of the power supply 102 are provided in connection with the example embodiments of FIGS. 1-4C and in the incorporated application to Unkrich, et al. Many of these details are not repeated to avoid obscuring the description of the present example embodiments. Notably, voltages VC1, VC2 and the threshold voltage are referenced relative to ground 501.



FIG. 5A is a simplified schematic diagram of a power supply circuit of an example embodiment. The AC-DC converter 103 of the example embodiments provides the source of power from the AC input 202 to the rest of power supply 102 consisting of a DC-DC converter circuit 502 and power sourced at the output voltage 105. The converter circuit 502 comprises a first driver 503; a first transformer 504; a first output rectifier 505; a voltage error signal circuit 506; an isolated feedback circuit 507; a switching regulator 508; a second driver 509; a second transformer 510; and a second output rectifier 511. Many details of the components of the converter circuit 502 and their function are provided in the incorporated application to Unkrich, et al.


The connections from AC-DC converter circuit 103 to supply power are to the first and second capacitors 203 and 204, which are respectively labeled VC1 and VC2 relative to ground 501. As noted previously, the switching apparatus 207 comprises components of the load 206, which includes components of the DC-DC converter circuit 502. The operation of the DC-DC converter circuit 502 of example embodiments, and thus the operation of the switching apparatus 207, is described presently.


The first driver 503, the first transformer 504 and the first output rectifier 505 are part of a primary power signal flow path isolating and transforming the input DC voltages, which are the voltage signals VC1 and VC2, to the output supply voltage 105. The voltage error signal circuit 506, the isolated feedback circuit 507, and the switching regulator 508 are part of the feedback path including the error voltage generation, isolation feedback of the error voltage correction signal, and the switching regulation, which controls and modulates the operation of the power signal path by controlling the operation of power into the first transformer 504 via a primary control signal 512.


In accordance with example embodiments, independent control of the drawing of power from either the first capacitor 203 or the second capacitor 204 is effected by two paths between the respective capacitor and the output. In an embodiment shown in FIG. 5A, the power signal flow path is replicated and the output of each is connected together. Since the last block is the output rectifier 505, direct connection between the two power signal paths is provided at their respective outputs.


In operation, the switching regulator 508 turns on one path or the other allowing power to be transferred along one path or the other. The first driver 503, the first transformer 504 and the first output rectifier 505 comprise the primary power signal flow path. The second driver 509, second transformer 510 and second output rectifier 511 comprise a secondary power signal flow path. When the secondary power signal path is needed, the switching regulator 508 provides a secondary control signal 513.


The switching regulator circuit 508 independently controls the two forward path power transformer circuits and controls when to switch between the primary and secondary power signal flow paths. The primary power signal flow path provides the power from capacitor 203 until the voltage falls below a reference threshold voltage. This function of generating the reference threshold voltage, comparing the capacitor 203 voltage VC1 to the reference threshold voltage, and implementing the control is implemented in the switching regulator. When the voltage on capacitor 203 has fallen below this threshold, the switching regulator 508 switches the power signal flow to the secondary power transformation signal path. This continues until the rectified AC line voltage again begins to charge the first capacitor 203 and bring its voltage above a second threshold.


The second threshold voltage is substantially the same as the first threshold voltage but typically some hysteresis or a higher voltage than the original threshold would be used to allow for noise and voltage margin.


The embodiment described in connection with FIG. 5A illustrates the function of the switching apparatus 207 that is switching from one power signal flow path to another to maintain a voltage output 105 to its designed value. Another embodiment illustrating the function of the switching apparatus is described presently.



FIG. 5B is a simplified schematic diagram of a power supply circuit 102 including the AC-DC converter circuit 103 in accordance with an example embodiment. In the present embodiment, the power supply 102 is realized in a comparatively smaller size by combining the primary and secondary power signal flow paths before the output. A common technique to do this combining in DC-DC power converters is to include two independent primary side windings on magnetic isolation transformers. In this case, the first and second drivers 503, 504 are provided and the isolation transformer input winding is duplicated. However, only one magnetic transformer and one output regulator circuit are required.


In an embodiment in which the transformer 503 is an isolated acoustic transformer, two independent input transducers are required.


The basic operation of the power supply 102 of the embodiments of FIG. 5B is similar to that of FIG. 5A, excepting the first and second drivers 503, 509 drive the transformer 504 alternately.



FIG. 5C is a simplified schematic diagram of a power supply circuit 102 including the AC-DC converter circuit 103 in accordance with an example embodiment. In the present embodiment, switching is carried out via the first and second switches 208, 209, which in combination with control from the switching regulator 508 comprise the switching circuit of an example embodiment. In operation, the first switch 208 is closed and the second switch is opened to provide power from the AC-DC converter circuit 103 as described previously. When the threshold voltage is reached, the first switch is opened and the second switch is closed to provide power from the AC-DC converter circuit 103 also as described previously.


This controlled opening and closing of the first and second switches provides voltages VC1 and VC2 to the DC-DC converter 502 in a selective manner. In such an embodiment, the switching regulator 508 switches the power signal flow path via the selected switches via switching signal paths 514 and 515, which are transmitted to the first switch 208 and the second switch 209, respectively.


Only the primary power signal flow path is required if the FET or MEMs switch is used to connect and disconnect capacitors 203 and 204 alternatively to the rest of the circuit. In the illustrative embodiment described presently, the first and second switches 208, 209 may be FET switch circuits, or MEMS switches, or both. In such an embodiment, the switching regulator 508 switches the power signal flow path via the selected switch. Only the primary power signal flow path is required if the FET or MEMs switch is used to connect and disconnect capacitors 203 and 204 alternatively to the rest of the circuit.


In accordance with example embodiments, an AC-DC converter circuit and a power supply are described. In certain embodiments, the AC-DC converter and the power supply are adapted for integration into a portable electronic device including an integrated power supply are described. Beneficially, the AC-DC converter includes components that are comparatively small in dimension but provide the requisite electrical performance by virtue of present teachings. One of ordinary skill in the art appreciates that many variations that are in accordance with the present teachings are possible and remain within the scope of the appended claims. These and other variations would become clear to one of ordinary skill in the art after inspection of the specification, drawings and claims herein. The invention therefore is not to be restricted except within the spirit and scope of the appended claims.

Claims
  • 1. An AC-DC converter, comprising: a first capacitor and a second capacitor; anda rectifier circuit connected to the first and second capacitor and operative to charge both the first and the second capacitor and to discharge the first capacitor independently of the second capacitor, wherein the AC-DC converter circuit provides a rectified output voltage, and current is drawn from the second capacitor only for a duration of time less than approximately 25% of each period of the rectified output voltage.
  • 2. An AC-DC converter as recited in claim 1, wherein the current is drawn from the second capacitor only for a duration of time less than approximately 20% of the period of the rectified output voltage.
  • 3. An AC-DC converter as recited in claim 1, wherein the AC-DC converter is a component of a power supply.
  • 4. An AC-DC converter as recited in claim 3, wherein the power supply is integrated into a portable electronic device.
  • 5. An AC-DC converter as recited in claim 4, wherein the power supply includes an acoustic transformer.
  • 6. An AC-DC converter as recited in claim 3, wherein the power supply includes an acoustic transformer.
  • 7. An AC-DC converter as recited in claim 3, wherein the power supply further comprises: a switching apparatus operative to engage a primary power signal flow path that provides power from the first capacitor until an output voltage reaches a threshold voltage.
  • 8. An AC-DC converter as recited in claim 7, wherein the switching apparatus is operative to disengage the primary power signal flow path when the first capacitor voltage reaches the threshold voltage and to engage a secondary power signal flow path that provides power from the second capacitor.
  • 9. An AC-DC converter as recited in claim 1, wherein the current is drawn from the second capacitor only for a duration of time less than approximately 10% of the period of the rectified output voltage.
  • 10. An AC-DC converter as recited in claim 1, wherein the current is drawn from the second capacitor only for a duration of time less than approximately 5% of the period of the rectified output voltage.
  • 11. An AC-DC converter of a power supply, the AC-DC converter comprising: a first capacitor;a second capacitor, the first capacitor being configured to discharge independently of the second capacitor; anda rectifier circuit connected to the first and second capacitors, the rectifier circuit being configured to provide a rectified AC output voltage for charging the first and second capacitors,wherein current from the second capacitor is provided to a load when a voltage across the first capacitor drops below a threshold voltage level, andwherein the only portion of each period of the rectified AC output voltage over which the current is provided by the second capacitor is approximately 25% or less.
  • 12. An AC-DC converter as recited in claim 11, wherein the only portion of each period of the rectified AC output voltage over which the current is provided by the second capacitor is approximately 20% or less.
  • 13. An AC-DC converter as recited in claim 11, wherein the only portion of each period of the rectified AC output voltage over which the current is provided by the second capacitor is approximately 15% or less.
  • 14. An AC-DC converter as recited in claim 11, wherein the only portion of each period of the rectified AC output voltage over which the current is provided by the second capacitor is approximately 10% or less.
  • 15. An AC-DC converter as recited in claim 11, wherein the only portion of each period of the rectified AC output voltage over which the current is provided by the second capacitor is approximately 5% or less.
  • 16. An AC-DC converter as recited in claim 15, wherein the third portion is approximately 10% or less of each period of the rectified AC output voltage.
  • 17. An AC-DC converter as recited in claim 15, wherein the third portion is approximately 5% or less of each period of the rectified AC output voltage.
  • 18. An AC-DC converter of a power supply, the AC-DC converter comprising: a first capacitor;a second capacitor, the first capacitor being configured to discharge independently of the second capacitor; anda rectifier circuit connected to the first and second capacitors, the rectifier circuit being configured to provide a rectified AC output voltage for charging the first and second capacitors,wherein the second capacitor is configured to charge during a first portion of each period of the rectified AC output voltage, to maintain charge during a second portion of each period of the rectified AC output voltage, and to discharge during a third portion of each period of the rectified AC output voltage when a voltage across the first capacitor drops below a threshold level, the third portion being approximately 25% or less of each period of the rectified AC output voltage.
  • 19. An AC-DC converter as recited in claim 18, wherein the third portion is approximately 20% or less of each period of the rectified AC output voltage.
  • 20. An AC-DC converter as recited in claim 18, wherein the third portion is approximately 15% or less of each period of the rectified AC output voltage.
CROSS-REFERENCE TO RELATED APPLICATIONS

The present application is related to commonly assigned U.S. patent application Ser. No. 11/371,762 now U.S. Pat. No. 7,746,677, entitled “Power Supply and Electronic Device Having Integrated Power Supply” to Mark Unkrich, et al. The present application is a continuation of commonly owned application Ser. No. 11/371,762 now U.S. Pat. No. 7,746,677 filed on Mar. 9, 2006 (hereafter the ‘parent application’). Priority is claimed under 35 U.S.C. §120 to the parent application. The entire disclosures of the related application and the parent application are specifically incorporated herein by reference.

US Referenced Citations (366)
Number Name Date Kind
3174122 Fowler et al. Mar 1965 A
3189851 Fowler Jun 1965 A
3321648 Kolm May 1967 A
3422371 Poirier et al. Jan 1969 A
3568108 Poirier et al. Mar 1971 A
3582839 Pim et al. Jun 1971 A
3590287 Berlincourt et al. Jun 1971 A
3610969 Clawson et al. Oct 1971 A
3826931 Hammond Jul 1974 A
3845402 Nupp Oct 1974 A
3959716 Gilbert et al. May 1976 A
4084217 Brandli et al. Apr 1978 A
4172277 Pinson Oct 1979 A
4272742 Lewis Jun 1981 A
4281299 Newbold Jul 1981 A
4320365 Black et al. Mar 1982 A
4355408 Scarrott Oct 1982 A
4456850 Inoue et al. Jun 1984 A
4529904 Hattersley Jul 1985 A
4608541 Moriwaki et al. Aug 1986 A
4625138 Ballato Nov 1986 A
4640756 Wang et al. Feb 1987 A
4719383 Wang et al. Jan 1988 A
4769272 Byrne et al. Sep 1988 A
4798990 Henoch Jan 1989 A
4819215 Yokoyama et al. Apr 1989 A
4836882 Ballato Jun 1989 A
4841429 McClanahan et al. Jun 1989 A
4906840 Zdeblick et al. Mar 1990 A
5048036 Scifres et al. Sep 1991 A
5048038 Brennan et al. Sep 1991 A
5066925 Freitag Nov 1991 A
5075641 Weber et al. Dec 1991 A
5111157 Komiak May 1992 A
5118982 Inoue et al. Jun 1992 A
5129132 Zdeblick et al. Jul 1992 A
5162691 Mariani et al. Nov 1992 A
5166646 Avanic et al. Nov 1992 A
5185589 Krishnaswamy et al. Feb 1993 A
5214392 Kobayashi et al. May 1993 A
5233259 Krishnaswamy et al. Aug 1993 A
5241209 Sasaki Aug 1993 A
5241456 Marcinkiewicz et al. Aug 1993 A
5262347 Sands Nov 1993 A
5270492 Fukui Dec 1993 A
5294898 Dworsky et al. Mar 1994 A
5329200 Zaitsu Jul 1994 A
5361077 Weber Nov 1994 A
5382930 Stokes et al. Jan 1995 A
5384691 Neugebauer et al. Jan 1995 A
5384808 Van Brunt et al. Jan 1995 A
5448014 Kong et al. Sep 1995 A
5465725 Seyed-Boloforosh Nov 1995 A
5475351 Uematsu et al. Dec 1995 A
5548189 Williams Aug 1996 A
5587620 Ruby et al. Dec 1996 A
5589858 Kadowaki et al. Dec 1996 A
5594705 Connor et al. Jan 1997 A
5603324 Oppelt et al. Feb 1997 A
5633574 Sage May 1997 A
5671242 Takiguchi et al. Sep 1997 A
5692279 Mang et al. Dec 1997 A
5705877 Shimada Jan 1998 A
5714917 Ella Feb 1998 A
5789845 Wadaka et al. Aug 1998 A
5828562 Rivet Oct 1998 A
5831846 Jiang Nov 1998 A
5835142 Nakamura et al. Nov 1998 A
5853601 Krishaswamy et al. Dec 1998 A
5864261 Weber Jan 1999 A
5866969 Shimada et al. Feb 1999 A
5872493 Ella Feb 1999 A
5873153 Ruby et al. Feb 1999 A
5873154 Ylilammi et al. Feb 1999 A
5894184 Furuhashi et al. Apr 1999 A
5894647 Lakin Apr 1999 A
5910756 Ella Jun 1999 A
5932953 Drees et al. Aug 1999 A
5936150 Kobrin et al. Aug 1999 A
5953479 Zhou et al. Sep 1999 A
5955926 Uda et al. Sep 1999 A
5956243 Mao Sep 1999 A
5962787 Okada et al. Oct 1999 A
5969463 Tomita Oct 1999 A
5969954 Zaitsu Oct 1999 A
5982297 Welle Nov 1999 A
6001664 Swirhun et al. Dec 1999 A
6016052 Vaughn Jan 2000 A
6040962 Kanazawa et al. Mar 2000 A
6051907 Ylilammi Apr 2000 A
6060818 Ruby et al. May 2000 A
6087198 Panasik Jul 2000 A
6090687 Merchant et al. Jul 2000 A
6107721 Lakin Aug 2000 A
6111341 Hirama Aug 2000 A
6111480 Iyama et al. Aug 2000 A
6118181 Merchant et al. Sep 2000 A
6124678 Bishop et al. Sep 2000 A
6124756 Yaklin et al. Sep 2000 A
6131256 Dydyk Oct 2000 A
6150703 Cushman et al. Nov 2000 A
6187513 Katakura Feb 2001 B1
6198208 Yano et al. Mar 2001 B1
6215375 Larson, III et al. Apr 2001 B1
6219263 Wuidart Apr 2001 B1
6228675 Ruby et al. May 2001 B1
6229247 Bishop May 2001 B1
6252229 Hays et al. Jun 2001 B1
6262600 Haigh et al. Jul 2001 B1
6262637 Bradley et al. Jul 2001 B1
6263735 Nakatani et al. Jul 2001 B1
6265246 Ruby et al. Jul 2001 B1
6278342 Ella Aug 2001 B1
6292336 Horng et al. Sep 2001 B1
6307447 Barber et al. Oct 2001 B1
6307761 Nakagawa Oct 2001 B1
6335548 Roberts et al. Jan 2002 B1
6355498 Chan et al. Mar 2002 B1
6366006 Boyd Apr 2002 B1
6376280 Ruby et al. Apr 2002 B1
6377137 Ruby Apr 2002 B1
6384697 Ruby May 2002 B1
6396200 Misu et al. May 2002 B2
6407649 Tikka et al. Jun 2002 B1
6414569 Nakafuku Jul 2002 B1
6420820 Larson, III Jul 2002 B1
6424237 Ruby et al. Jul 2002 B1
6429511 Ruby et al. Aug 2002 B2
6434030 Rehm et al. Aug 2002 B1
6437482 Shibata Aug 2002 B1
6441539 Kitamura et al. Aug 2002 B1
6441702 Ella et al. Aug 2002 B1
6462631 Bradley et al. Oct 2002 B2
6466105 Lobl et al. Oct 2002 B1
6466418 Horng et al. Oct 2002 B1
6469597 Ruby et al. Oct 2002 B2
6469909 Simmons Oct 2002 B2
6472954 Ruby et al. Oct 2002 B1
6476536 Pensala Nov 2002 B1
6479320 Gooch Nov 2002 B1
6483229 Larson, III et al. Nov 2002 B2
6486751 Barber et al. Nov 2002 B1
6489688 Baumann et al. Dec 2002 B1
6492883 Liang et al. Dec 2002 B2
6496085 Ella Dec 2002 B2
6507983 Ruby et al. Jan 2003 B1
6515558 Ylilammi Feb 2003 B1
6518860 Ella et al. Feb 2003 B2
6525996 Miyazawa Feb 2003 B1
6528344 Kang Mar 2003 B2
6530515 Glenn et al. Mar 2003 B1
6534900 Aigner et al. Mar 2003 B2
6542055 Frank et al. Apr 2003 B1
6548942 Panasik Apr 2003 B1
6548943 Kaitila et al. Apr 2003 B2
6549394 Williams Apr 2003 B1
6550664 Bradley et al. Apr 2003 B2
6559487 Kang et al. May 2003 B1
6559530 Hinzel et al. May 2003 B2
6564448 Oura et al. May 2003 B1
6566956 Ohnishi et al. May 2003 B2
6566979 Larson, III et al. May 2003 B2
6580159 Fusaro et al. Jun 2003 B1
6583374 Knieser et al. Jun 2003 B2
6583688 Klee et al. Jun 2003 B2
6593870 Dummermuth et al. Jul 2003 B2
6594165 Duerbaum et al. Jul 2003 B2
6600390 Frank Jul 2003 B2
6601276 Barber Aug 2003 B2
6603182 Low et al. Aug 2003 B1
6617249 Ruby et al. Sep 2003 B2
6617750 Dummermuth et al. Sep 2003 B2
6617751 Sunwoo et al. Sep 2003 B2
6621137 Ma et al. Sep 2003 B1
6630753 Malik et al. Oct 2003 B2
6635509 Ouellet Oct 2003 B1
6639872 Rein Oct 2003 B1
6651488 Larson, III et al. Nov 2003 B2
6657363 Aigner Dec 2003 B1
6668618 Larson, III et al. Dec 2003 B2
6670866 Ella et al. Dec 2003 B2
6693500 Yang et al. Feb 2004 B2
6710508 Ruby et al. Mar 2004 B2
6710681 Figueredo et al. Mar 2004 B2
6713314 Wong et al. Mar 2004 B2
6714102 Ruby et al. Mar 2004 B2
6720844 Lakin Apr 2004 B1
6720846 Iwashita et al. Apr 2004 B2
6724266 Plazza et al. Apr 2004 B2
6738267 Navas Sabater et al. May 2004 B1
6774746 Whatmore et al. Aug 2004 B2
6777263 Gan et al. Aug 2004 B1
6787048 Bradley et al. Sep 2004 B2
6788170 Kaitila et al. Sep 2004 B1
6803835 Frank Oct 2004 B2
6812619 Kaitila et al. Nov 2004 B1
6828713 Bradley et al. Dec 2004 B2
6842088 Yamada et al. Jan 2005 B2
6842089 Lee Jan 2005 B2
6853534 Williams Feb 2005 B2
6873065 Haigh et al. Mar 2005 B2
6873529 Ikuta Mar 2005 B2
6874211 Bradley et al. Apr 2005 B2
6874212 Larson, III Apr 2005 B2
6888424 Takeuchi et al. May 2005 B2
6900705 Nakamura et al. May 2005 B2
6903452 Ma et al. Jun 2005 B2
6906451 Yamada et al. Jun 2005 B2
6911708 Park Jun 2005 B2
6917261 Unterberger Jul 2005 B2
6924583 Lin et al. Aug 2005 B2
6924717 Ginsburg et al. Aug 2005 B2
6927651 Larson, III et al. Aug 2005 B2
6936928 Hedler et al. Aug 2005 B2
6936954 Peczalski Aug 2005 B2
6943648 Maiz et al. Sep 2005 B2
6946928 Larson et al. Sep 2005 B2
6954121 Bradley et al. Oct 2005 B2
6963257 Ella et al. Nov 2005 B2
6970365 Turchi Nov 2005 B2
6975183 Aigner et al. Dec 2005 B2
6977563 Komuro et al. Dec 2005 B2
6985052 Tikka Jan 2006 B2
6987433 Larson et al. Jan 2006 B2
6989723 Komuro et al. Jan 2006 B2
6998940 Metzger Feb 2006 B2
7002437 Takeuchi et al. Feb 2006 B2
7019604 Gotoh et al. Mar 2006 B2
7019605 Larson, III Mar 2006 B2
7026876 Esfandiari et al. Apr 2006 B1
7053456 Matsuo May 2006 B2
7057476 Hwu Jun 2006 B2
7057478 Korden et al. Jun 2006 B2
7064606 Louis Jun 2006 B2
7084553 Ludwiczak Aug 2006 B2
7091649 Larson, III et al. Aug 2006 B2
7098758 Wang et al. Aug 2006 B2
7102460 Schmidhammer et al. Sep 2006 B2
7128941 Lee Oct 2006 B2
7138889 Lakin Nov 2006 B2
7161448 Feng et al. Jan 2007 B2
7170215 Namba et al. Jan 2007 B2
7173504 Larson Feb 2007 B2
7187254 Su et al. Mar 2007 B2
7209374 Noro Apr 2007 B2
7212083 Inoue et al. May 2007 B2
7212085 Wu May 2007 B2
7230509 Stoemmer Jun 2007 B2
7230511 Onishi et al. Jun 2007 B2
7242270 Larson, III et al. Jul 2007 B2
7259498 Nakatsuka et al. Aug 2007 B2
7275292 Ruby et al. Oct 2007 B2
7276994 Takeuchi et al. Oct 2007 B2
7280007 Feng et al. Oct 2007 B2
7281304 Kim et al. Oct 2007 B2
7294919 Bai Nov 2007 B2
7301258 Tanaka Nov 2007 B2
7310861 Aigner et al. Dec 2007 B2
7332985 Larson, III et al. Feb 2008 B2
7367095 Larson, III et al. May 2008 B2
7368857 Tanaka May 2008 B2
7369013 Fazzio et al. May 2008 B2
7388318 Yamada et al. Jun 2008 B2
7388454 Ruby et al. Jun 2008 B2
7388455 Larson, III Jun 2008 B2
7408428 Larson, III Aug 2008 B2
7414349 Sasaki Aug 2008 B2
7414495 Iwasaki et al. Aug 2008 B2
7423503 Larson, III et al. Sep 2008 B2
7425787 Larson, III Sep 2008 B2
7439824 Aigner Oct 2008 B2
7463499 Larson, III Dec 2008 B2
7545532 Muramoto Jun 2009 B2
7746677 Unkrich Jun 2010 B2
20020000646 Gooch et al. Jan 2002 A1
20020030424 Iwata Mar 2002 A1
20020063497 Panasik May 2002 A1
20020070463 Chang et al. Jun 2002 A1
20020121944 Larson, III et al. Sep 2002 A1
20020121945 Ruby et al. Sep 2002 A1
20020126517 Matsukawa et al. Sep 2002 A1
20020140520 Hikita et al. Oct 2002 A1
20020152803 Larson, III et al. Oct 2002 A1
20020190814 Yamada et al. Dec 2002 A1
20030001251 Cheever et al. Jan 2003 A1
20030006502 Karpman Jan 2003 A1
20030011285 Ossmann Jan 2003 A1
20030011446 Bradley Jan 2003 A1
20030051550 Nguyen et al. Mar 2003 A1
20030087469 Ma May 2003 A1
20030102776 Takeda et al. Jun 2003 A1
20030111439 Fetter et al. Jun 2003 A1
20030128081 Ella et al. Jul 2003 A1
20030132493 Kang et al. Jul 2003 A1
20030132809 Senthilkumar et al. Jul 2003 A1
20030141946 Ruby et al. Jul 2003 A1
20030179053 Aigner et al. Sep 2003 A1
20030205948 Lin et al. Nov 2003 A1
20030227783 Canova et al. Dec 2003 A1
20040016995 Kuo et al. Jan 2004 A1
20040017130 Wang et al. Jan 2004 A1
20040036449 Bean et al. Feb 2004 A1
20040056735 Nomura et al. Mar 2004 A1
20040092234 Pohjonen May 2004 A1
20040124952 Tikka Jul 2004 A1
20040129079 Kato et al. Jul 2004 A1
20040150293 Unterberger Aug 2004 A1
20040150296 Park et al. Aug 2004 A1
20040166603 Carley et al. Aug 2004 A1
20040195937 Matsubara et al. Oct 2004 A1
20040212458 Lee Oct 2004 A1
20040257171 Park et al. Dec 2004 A1
20040257172 Schmidhammer et al. Dec 2004 A1
20040263287 Ginsburg et al. Dec 2004 A1
20050012570 Korden et al. Jan 2005 A1
20050023931 Bouche et al. Feb 2005 A1
20050030126 Inoue et al. Feb 2005 A1
20050036604 Scott et al. Feb 2005 A1
20050057117 Nakatsuka et al. Mar 2005 A1
20050057324 Onishi et al. Mar 2005 A1
20050068124 Stoemmer Mar 2005 A1
20050093396 Larson, III et al. May 2005 A1
20050093653 Larson, III May 2005 A1
20050093654 Larson, III et al. May 2005 A1
20050093655 Larson, III et al. May 2005 A1
20050093657 Larson, III et al. May 2005 A1
20050093658 Larson, III et al. May 2005 A1
20050093659 Larson, III et al. May 2005 A1
20050104690 Larson May 2005 A1
20050110598 Larson, III May 2005 A1
20050128030 Larson, III et al. Jun 2005 A1
20050140466 Larson, III et al. Jun 2005 A1
20050167795 Higashi Aug 2005 A1
20050193507 Ludwiczak Sep 2005 A1
20050206271 Higuchi et al. Sep 2005 A1
20050206483 Pashby et al. Sep 2005 A1
20050218488 Matsuo Oct 2005 A1
20060071736 Ruby et al. Apr 2006 A1
20060081048 Mikado et al. Apr 2006 A1
20060087199 Larson, III et al. Apr 2006 A1
20060103492 Feng et al. May 2006 A1
20060119453 Fattinger et al. Jun 2006 A1
20060125489 Feucht et al. Jun 2006 A1
20060132262 Fazzio et al. Jun 2006 A1
20060164183 Tikka Jul 2006 A1
20060185139 Larson, III et al. Aug 2006 A1
20060197411 Hoen et al. Sep 2006 A1
20060238070 Costa et al. Oct 2006 A1
20060284707 Larson et al. Dec 2006 A1
20060290446 Aigner et al. Dec 2006 A1
20070037311 Izumi et al. Feb 2007 A1
20070080759 Jamneala et al. Apr 2007 A1
20070085447 Larson, III Apr 2007 A1
20070085631 Larson, III et al. Apr 2007 A1
20070085632 Larson, III et al. Apr 2007 A1
20070086080 Larson, III et al. Apr 2007 A1
20070086274 Nishimura et al. Apr 2007 A1
20070090892 Larson, III Apr 2007 A1
20070170815 Unkrich Jul 2007 A1
20070171002 Unkrich Jul 2007 A1
20070176710 Jamneala et al. Aug 2007 A1
20070205850 Jamneala et al. Sep 2007 A1
20070279153 Ruby Dec 2007 A1
20080055020 Handtmann Mar 2008 A1
20080297279 Thalhammer et al. Dec 2008 A1
20080297280 Thalhammer et al. Dec 2008 A1
Foreign Referenced Citations (47)
Number Date Country
10160617 Jun 2003 DE
231892 Aug 1987 EP
0637875 Feb 1995 EP
689254 Dec 1995 EP
0865157 Sep 1998 EP
880227 Nov 1998 EP
1047189 Oct 2000 EP
1096259 May 2001 EP
1100196 May 2001 EP
1180494 Feb 2002 EP
1249932 Oct 2002 EP
1258989 Nov 2002 EP
1258990 Nov 2002 EP
1517443 Mar 2005 EP
1517444 Mar 2005 EP
1528674 May 2005 EP
1528675 May 2005 EP
1528676 May 2005 EP
1528677 May 2005 EP
1542362 Jun 2005 EP
1557945 Jul 2005 EP
1575165 Sep 2005 EP
0973256 Sep 2006 EP
1207974 Oct 1970 GB
2013343 Aug 1979 GB
2411239 Aug 2005 GB
2418791 Apr 2006 GB
2427773 Jan 2007 GB
61054686 Mar 1986 JP
06005944 Jan 1994 JP
2002217676 Aug 2002 JP
2003124779 Apr 2003 JP
WO-9816957 Apr 1998 WO
WO-0106647 Jan 2001 WO
WO-0199276 Dec 2001 WO
WO-02103900 Dec 2002 WO
WO-03030358 Apr 2003 WO
WO-03043188 May 2003 WO
WO-03050950 Jun 2003 WO
WO-03058809 Jul 2003 WO
WO-2004034579 Apr 2004 WO
WO-2004051744 Jun 2004 WO
WO-2004102688 Nov 2004 WO
WO-2005043752 May 2005 WO
WO-2005043753 May 2005 WO
WO-2005043756 May 2005 WO
WO-2006018788 Feb 2006 WO
Related Publications (1)
Number Date Country
20100202174 A1 Aug 2010 US
Continuations (1)
Number Date Country
Parent 11371762 Mar 2006 US
Child 12763445 US