AC-driven light-emitting diode systems

Information

  • Patent Grant
  • 11363690
  • Patent Number
    11,363,690
  • Date Filed
    Monday, July 12, 2021
    2 years ago
  • Date Issued
    Tuesday, June 14, 2022
    a year ago
  • CPC
    • H05B45/305
  • Field of Search
    • CPC
    • H05B45/30
    • H05B45/44
    • H05B45/46
    • H05B45/52
    • H05B45/54
    • H05B45/305
  • International Classifications
    • H05B45/30
    • H05B45/305
    • Disclaimer
      This patent is subject to a terminal disclaimer.
Abstract
AC-driven light-emitting diode systems and methods are provided for driving LED devices (e.g., LED lighting) using AC power. For example, an integrated circuit includes a first power line and a second power line configured for connection to AC power, and a plurality of LED stages, wherein each LED stage comprises multiple serially-connected LED devices, switches connected to inputs and outputs of the LED stages. The integrated circuit further includes switch control circuitry configured to control the switches to selectively connect one or more of the LED stages to the first and second power lines to empower the LED stages with the AC power.
Description
TECHNICAL FIELD

This disclosure relates generally to light-emitting diode (LED) lighting systems and in particular, techniques for driving LEDs of an LED lighting system.


BACKGROUND

LED lighting systems are becoming increasingly popular for use in buildings and homes as a next-generation lighting solution to replace less efficient incandescent and fluorescent lighting systems. However, LED lighting suffers from energy conversion inefficiency, and bothersome flicker when used with dimmers. In addition, conventional LED lighting is powered using direct-current (DC) power, which requires the use of expensive, bulky, and electromagnetically noisy transformer-based power conversion from AC mains to DC power.


SUMMARY

Embodiments of the disclosure include AC-driven LED systems and methods for driving LED devices (e.g., LED lighting) using AC power.


For example, an embodiment of the disclosure includes an integrated circuit which comprises: a first power line and a second power line configured for connection to AC power; a plurality of LED stages, wherein each LED stage comprises a plurality of serially-connected LED devices; a plurality of switches connected to inputs and outputs of the LED stages; and switch control circuitry configured to control the plurality of switches to selectively connect one or more of the LED stages to the first and second power lines to empower the LED stages with the AC power.


Another embodiment of the disclosure comprises a method for driving LEDs using AC power. The method comprises applying AC power to first and second power lines; and controlling a plurality of switches to selectively connect one or more LED stages of a plurality of LED stages to the first and second power lines to empower the LED stages with the AC power, wherein each LED stage comprises a plurality of serially-connected LED devices.


Another embodiment includes a light generating device. The light generating device comprises a semiconductor wafer comprising a monolithic integrated circuit. The monolithic integrated circuit comprises: AC power input terminals configured for connection to an AC power source, and a first power line and a second power line coupled to respective ones of the AC power input terminals; a plurality of LED stages, wherein each LED stage comprises a plurality of serially-connected LED devices; switching circuitry comprising a plurality of switches connected to inputs and outputs of the LED stages; and switch control circuitry configured to control the plurality of switches to selectively connect at least two LED stages to the first and second power lines to empower the LED stages with AC power from the AC power source.


Other embodiments will be described in the following detailed description of embodiments, which is to be read in conjunction with the accompanying figures.





BRIEF DESCRIPTION OF THE DRAWINGS


FIG. 1 schematically illustrates an exemplary AC waveform of utility supply power that is used to drive LED lighting.



FIG. 2A-2K schematically illustrate an LED circuit according to an exemplary embodiment of the disclosure, and various switching states of switches of the LED circuit.



FIG. 3A illustrates an exemplary AC voltage waveform which is applied to the LED circuit of FIGS. 2A-2K, wherein the AC voltage waveform is shown to be divided into a plurality of zones in positive and negative half-cycles of the AC waveform, according to an exemplary embodiment of the disclosure.



FIG. 3B schematically illustrates a rectified current waveform of the LED circuit of FIGS. 2A-2K, wherein the rectified current waveform is shown divided into the plurality of zones shown in FIG. 3A, according to an exemplary embodiment of the invention.



FIG. 3C schematically illustrates an exemplary process to achieve a constant brightness by activating a number of LEDs in each zone in a manner that is inversely proportional to the magnitude of the current shown in FIG. 3B.



FIG. 4 schematically illustrates an LED circuit according to an exemplary embodiment of the disclosure.



FIG. 5A is a table that illustrates various switching states of switches in the LED circuit of FIG. 4 over fourteen different and overlapping zones of an AC voltage waveform that is used to drive the LED circuit, according to an exemplary embodiment of the disclosure.



FIG. 5B shows one full cycle of an exemplary AC voltage waveform that is used to drive the LED circuit of FIG. 4 with overlapping zones as shown in the table of FIG. 5A.



FIG. 6 schematically illustrates a solid-state bidirectional switch which can be used to implement the switches shown in the LED circuits of FIGS. 2A and 4, according to an exemplary embodiment of the disclosure.



FIG. 7 schematically illustrates a light generating circuit according to an exemplary embodiment of the disclosure.



FIG. 8 schematically illustrates a light generating device which is implemented in a monolithic wafer form, according to an exemplary embodiment of disclosure.



FIG. 9 schematically illustrates a light generating device which is implemented in a monolithic wafer form, according to another exemplary embodiment of disclosure.





DETAILED DESCRIPTION OF EXEMPLARY EMBODIMENTS

Embodiments of the disclosure will now be described in further detail with regard to AC-driven LED systems and methods for driving LED devices (e.g., LED lighting) using AC power. It is to be understood that same or similar reference numbers are used throughout the drawings to denote the same or similar features, elements, or structures, and thus, a detailed explanation of the same or similar features, elements, or structures will not be repeated for each of the drawings. In addition, the terms “about” or “substantially” as used herein with regard to percentages, ranges, etc., are meant to denote being close or approximate to, but not exactly the same. For example, the term “about” or “substantially” as used herein implies that a small margin of error is present, such as 1% or less than the stated amount. The term “exemplary” as used herein means “serving as an example, instance, or illustration”. Any embodiment or design described herein as “exemplary” is not to be construed as preferred or advantageous over other embodiments or designs.



FIG. 1 schematically illustrates an exemplary AC waveform 100 of utility supply power (referred to herein as AC mains) that is used to drive LED lighting. The AC waveform 100 comprises a sine wave with respective positive and negative half-cycles 101 and 102. The AC waveform has a positive peak voltage VP+ in the positive half-cycle 101, and a negative peak voltage VP− in the negative half-cycle, and voltage zero-crossings (0V). For example, for utility power of 120 V RMS, the positive peak voltage VP+ is about 170V and the negative peak voltage VP− is about −170V. The exemplary AC waveform 100 is illustratively a 60 Hz signal with a period of about 16.66 milliseconds, wherein each half-cycle 101 and 102 has a duration of about 8.33 milliseconds.


Furthermore, FIG. 1 schematically illustrates a conventional method for driving LED devices using AC-to-DC conversion of the peak portions 101-1 and 102-1 of the respective positive and negative half-cycles 101 and 102 of the AC waveform 100. More specifically, in a conventional LED lighting system, an AC-to-DC LED driver is used to drive LED devices with DC voltage which is derived from the peak portions of AC main signal 100. This results in lengthy periods of darkness that may or may not be visible. In this regard, conventional LED lighting inefficiently converts high-voltage AC mains to DC with unreliable, costly, heavy magnetics, transformers, and bulky unreliable capacitors, whereby the usable portion of the AC main cycle is limited resulting in relatively long periods of darkness, and added difficulty in providing low levels of dimming without flicker.


LEDs are DC current-source driven devices that are seemingly incompatible with high-voltage AC such as 120 and 240 Vrms utility sources. However, in accordance with embodiments of the disclosure, voltage level or time from zero-crossing switched LED strings of correspondingly varied lengths in series and parallel can be made to be directly compatible with high-voltage AC sources. DC devices, such as low-voltage integrated circuits and diodes, have an operable range of input voltage and can survive connection to high voltage AC sources during the voltage window that corresponds to the allowable input voltage range. For example, a typical LED used for lighting has a nominal operating voltage of 3.5 Volts and an allowable operating range from 2.8 to 4.2 Volts. A string of 10 LEDs, as an example, can be operable from 28 to 42 Volt levels of the AC source. Multiple strings of LEDs continually added in series gradually support correspondingly higher and higher voltages. Alternatively, the switching circuits can be configured to shed energy during each zone such that the current is constant and the voltage variation is consumed by a switching current source instead of stressing the LEDs.



FIG. 2A schematically illustrates an LED circuit 200 comprising a plurality of LED stages, Stage 1-Stage 10, a plurality of switches S1-S22, a first power line 110 (denoted “Line Hot”) and a second power line 112 (denoted “Line Neutral”), which are connected to AC power (e.g., the AC waveform 100 of utility supply power of FIG. 1) that is used to drive the LED devices of the LED circuit 200. A shown in FIG. 2A, each LED stage, Stage 1-Stage 10, comprises a respective block of serially-connected LED devices 201-210. For illustrative purposes, only 10 stages are shown in FIG. 2A, although in some embodiments, the LED circuit 200 will have more than 10 stages. In some embodiments, as shown in FIG. 2A, each LED stage, Stage 1-Stage 10, comprises the same number of serially-connected LED devices, e.g., 10 LED devices, as shown in the exploded view of the LED stage, Stage 4, comprising the block 204 of 10 serially-connected LED devices.


The switches, S1-S22, are connected to respective ones of inputs and outputs of the LED stages 201-210, as shown in FIG. 2A. Each LED stage 201-210 comprises (i) an input connected to a first switch and a second switch, wherein the first switch and second switches are configured to selectively connect the input of the LED stage to the first and second power lines 110 and 112, respectively, under control of switch control circuitry, and (ii) an output connected to a third switch and a fourth switch, wherein the third and fourth switches are configured to selectively connect the output of the LED stage to the first and second power lines 110 and 112, respectively. For example, the first block of LEDs 201 in Stage 1 has an input connected to switches S1 and S2, and an output connected to switches S3 and S4. Moreover, the second block of LEDs 202 has an input connected the switches S3 and S4 and to the output of the first block of LEDs 201, and so on.


The configuration of the LED circuit 200 allows the LED devices to be driven directly from the AC power 100 applied to the first and second power lines 110 and 112 by selectively activating the switches S1-S22 according to a switching protocol that is synchronized with the voltage level and phase of the AC power 100. The switching scheme is configured to selectively connect one or more of the blocks of serially-connected LED devices 201-210 to the first and second power lines 110 and 112 to drive the LED stages with the AC power (as opposed to DC power). For example, as explained in further detail below, FIGS. 2B-2K illustrate different switching states of the LED circuit 200 of FIG. 2A, wherein two or more of the blocks of serially-connected LED devices 201-210 are connected in series and/or in parallel between the first and second power lines 110 and 112.


For illustrative purposes, FIGS. 2B-2K will be discussed in the context FIG. 3A, wherein FIG. 3A illustrates an exemplary AC voltage waveform 100 which is applied to the LED circuit 200, and wherein the AC voltage waveform 100 is shown to be divided into a plurality of zones 300 (e.g., Zone 0, Zone 1, Zone 2, Zone 4, and Zone 5) in a positive-half cycle of the AC waveform 100 and a plurality of zones 310 (e.g., Zone 0, Zone 6, Zone 7, Zone 8, Zone 9, and Zone 10) in a negative half-cycle of the AC waveform 100. FIG. 3A illustrates a method for driving the blocks of LED devices 201-210 at various times during the positive and negative half-cycles of the AC voltage waveform 100 to illuminate the LED devices during portions of positive and/or negative cycles of the AC voltage waveform 100, with no periods of darkness except for Zone 0 just before and right after zero voltage crossings of the AC voltage waveform 100 where there is insufficient voltage level to drive any of the blocks of LED devices 201-210.


For example, FIG. 2A illustrates a switching state of the LED circuit 200 in which all the switches S1-S22 are open (i.e., not activated) for Zone 0 of the AC voltage waveform 100 such that all LED stages Stage 1-Stage 10 are deactivated. In particular, in this switching state, none of the blocks of serially-connected LED devices 201-210 are connected to the first and second power lines 110 and 112. As shown in FIG. 3A, Zone 0 represents the portions of the positive and negative half-cycles of the AC voltage waveform 100 in which the voltage is less than 30V. In this instance, it is assumed that 30V is insufficient voltage to properly drive any of the blocks of serially-connected LED devices 201-210, which each include 10 LED devices, which would require at least 35V to activate the given block of 10 LED serially-connected devices each with a nominal forward bias voltage of 3.5V.



FIG. 2B illustrates a switching state of the LED circuit 200 in which the switches S1, S4, S5, S8, S9, S12, S13, S16, S17, and S20 are activated for Zone 1 of the positive half-cycle of the AC voltage waveform 100. In this state, the LED stages Stage 1, Stage 3, Stage 5, Stage 7, and Stage 9 are activated such that the blocks of serially-connected LED devices 201, 203, 205, 207, and 209 are connected in parallel between the first and second power lines 110 and 112. In this state, there is sufficient voltage in Zone 1 of the positive half-cycle of the AC voltage waveform 100 (e.g., greater than 30V) to drive each block of 10 serially-connected LED devices.



FIG. 2C illustrates a switching state of the LED circuit 200 in which the switches S1, S6, S7, S12, S13, and S18 are activated for Zone 2 of the positive half-cycle of the AC voltage waveform 100. In this state, the LED stages Stage 1, Stage 2, Stage 4, Stage 5, Stage 7, and Stage 8 are activated, wherein (i) the blocks of serially-connected LED devices 201 and 202 are concatenated to form a first concatenated block of 20 serially-connected LED devices, (ii) the blocks of serially-connected LED devices 204 and 205 are concatenated to form a second concatenated block of 20 serially-connected LED devices, and (iii) the blocks of serially-connected LED devices 207 and 208 are concatenated to form a third concatenated block of 20 serially-connected LED devices. As further shown in FIG. 2C, the first, second and third concatenated blocks of LED devices are connected in parallel between the first and second power lines 110 and 112. In this state, there is sufficient voltage (greater than 60V) in Zone 2 of the positive half-cycle of the AC voltage waveform 100 to drive each of the first, second and third concatenated blocks of 20 serially-connected LED devices.



FIG. 2D illustrates a switching state of the LED circuit 200 in which the switches S1, S8, S9, and S16 are activated for Zone 3 of the positive half-cycle of the AC voltage waveform 100. In this state, the LED stages Stage 1, Stage 2, Stage 3, Stage 5, Stage 6 and Stage 7 are activated, wherein (i) the blocks of serially-connected LED devices 201, 202, and 203 are concatenated to form a first concatenated block of 30 serially-connected LED devices, and (ii) the blocks of serially-connected LED devices 205, 206 and 207 are concatenated to form a second concatenated block of 30 serially-connected LED devices. As further shown in FIG. 2D, the first and second concatenated blocks of LED devices are connected in parallel between the first and second power lines 110 and 112. In this state, there is sufficient voltage (greater than 90V) in Zone 3 of the positive half-cycle of the AC voltage waveform 100 to drive each of the first and second concatenated blocks of 30 serially-connected LED devices.



FIG. 2E illustrates a switching state of the LED circuit 200 in which the switches S1, S10, S11, and S20 are activated for Zone 4 of the positive half-cycle of the AC voltage waveform 100. In this state, the LED stages Stage 1-Stage 4, and Stage 6-Stage 9 are activated, wherein (i) the blocks of serially-connected LED devices 201, 202, 203, and 204 are concatenated to form a first concatenated block of 40 serially-connected LED devices, and (ii) the blocks of serially-connected LED devices 206, 207, 208, and 209 are concatenated to form a second concatenated block of 40 serially-connected LED devices. As further shown in FIG. 2E, the first and second concatenated blocks of LED devices are connected in parallel between the first and second power lines 110 and 112. In this state, there is sufficient voltage (greater than 120V) in Zone 4 of the positive half-cycle of the AC voltage waveform 100 to drive each of the first and second concatenated blocks of 40 serially-connected LED devices.



FIG. 2F illustrates a switching state of the LED circuit 200 in which the switches S1 and S12 are activated for Zone 5 of the positive half-cycle of the AC voltage waveform 100. In this state, the LED stages Stage 1-Stage 5 are activated, wherein the blocks of serially-connected LED devices 201, 202, 203, 204, and 205 are concatenated to form a first concatenated block of 50 serially-connected LED devices, which is connected between the first and second power lines 110 and 112. In this state, there is sufficient voltage (greater than 150V) in Zone 5 of the positive half-cycle of the AC voltage waveform 100 to drive the first concatenated block of 50 serially-connected LED devices.


As shown in FIG. 3A, on the falling portion of the positive-half cycle, the Zone sequence Z4, Z3, Z3, Z1 and Z0 results in a repeated reverse sequence of the switching states shown in FIGS. 2A-2E. As further shown in FIG. 3A, for the negative half-cycle of the AC voltage waveform 100, the waveform transitions in a Zone sequence of Zone 0, Zone 6, Zone 7, Zone 8, Zone 9, Zone 10, Zone 9, Zone 8, Zone 7, Zone 6 and Zone 0. FIGS. 2G through 2K illustrate different switching states of the LED circuit 200 in sequence from Zone 6 through Zone 10. FIGS. 2G-2K illustrate LED stage activation configurations similar to those shown in FIGS. 2B-2F, but wherein the inputs to the LED stages are connected to the second power line 112 in the negative half-cycle of the AC voltage waveform 100 to place the LED devices in a forward-biased state.


In particular, FIG. 2G illustrates a switching state of the LED circuit 200 in which the switches S2, S3, S6, S7, S10, S11, S14, S15, S18 and S19 are activated for Zone 6 of the negative half-cycle of the AC voltage waveform 100. In this state, the LED stages Stage 1, Stage 3, Stage 5, Stage 7, and Stage 9 are activated such that the blocks of serially-connected LED devices 201, 203, 205, 207, and 209 are connected in parallel between the first and second power lines 110 and 112. In this state, there is sufficient voltage in Zone 6 of the AC voltage waveform (e.g., greater than 30V) to drive each block of 10 serially-connected LED devices. In this configuration, as shown in FIG. 2G, the input terminals of the blocks of serially-connected LED devices 201, 203, 205, 207, and 209 are connected to the second power line 112 and the output terminals of the blocks of serially-connected LED devices 201, 203, 205, 207, and 209 are connected to the first power line 110, which places the LED devices in a forward-biased state during the negative half-cycle of the AC voltage waveform 100.



FIG. 2H illustrates a switching state of the LED circuit 200 in which the switches S2, S5, S8, S11, S14, and S17 are activated for Zone 7 of the negative half-cycle of the AC voltage waveform 100. In this state, the LED stages Stage 1, Stage 2, Stage 4, Stage 5, Stage 7 and Stage 8 are activated, wherein (i) the blocks of serially-connected LED devices 201 and 202 are concatenated to form a first concatenated block of 20 serially-connected LED devices, (ii) the blocks of serially-connected LED devices 204 and 205 are concatenated to form a second concatenated block of 20 serially-connected LED devices, and (iii) the blocks of serially-connected LED devices 207 and 208 are concatenated to form a third concatenated block of 20 serially-connected LED devices. As further shown in FIG. 2H, the first, second and third concatenated blocks of LED devices are connected in parallel between the first and second power lines 110 and 112. In this state, there is sufficient voltage (greater than 60V) in Zone 7 of the negative half-cycle of the AC voltage waveform 100 to drive each of the first, second, and third concatenated blocks of 20 serially-connected LED devices.



FIG. 2I illustrates a switching state of the LED circuit 200 in which the switches S2, S7, S10, and S15 are activated for Zone 8 of the negative half-cycle of the AC voltage waveform 100. In this state, the LED stages Stage 1, Stage 2, Stage 3, Stage 5, Stage 6 and Stage 7 are activated, wherein (i) the blocks of serially-connected LED devices 201, 202, and 203 are concatenated to form a first concatenated block of 30 serially-connected LED devices, and (ii) the blocks of serially-connected LED devices 205, 206, and 207 are concatenated to form a second concatenated block of 30 serially-connected LED devices. As further shown in FIG. 2I, the first and second concatenated blocks of LED devices are connected in parallel between the first and second power lines 110 and 112. In this state, there is sufficient voltage (greater than 90V) in Zone 8 of the negative half-cycle of the AC voltage waveform 100 to drive each of the first and second concatenated blocks of 30 serially-connected LED devices.



FIG. 2J illustrates a switching state of the LED circuit 200 in which the switches S2, S9, S12, and S19 are activated for Zone 9 of the negative half-cycle of the AC voltage waveform 100. In this state, the LED stages Stage 1-Stage 4, and Stage 6-Stage 9 are activated, wherein (i) the blocks of serially-connected LED devices 201, 202, 203, and 204 are concatenated to form a first concatenated block of 40 serially-connected LED devices, and (ii) the blocks of serially-connected LED devices 206, 207, 208, and 209 are concatenated to form a second concatenated block of 40 serially-connected LED devices. As further shown in FIG. 2J, the first and second concatenated blocks of LED devices are connected in parallel between the first and second power lines 110 and 112. In this state, there is sufficient voltage (greater than 120V) in Zone 9 of the negative half-cycle of the AC voltage waveform 100 to drive each of the first and second concatenated blocks of 40 serially-connected LED devices.



FIG. 2K illustrates a switching state of the LED circuit 200 in which the switches S2 and S11 are activated for Zone 10 of the negative half-cycle of the AC voltage waveform 100. In this state, the LED stages Stage 1-Stage 5 are activated, wherein the blocks of serially-connected LED devices 201, 202, 203, 204, and 205 are concatenated to form a first concatenated block of 50 serially-connected LED devices, which is connected between the first and second power lines 110 and 112. In this state, there is sufficient voltage (greater than 150V) in Zone 10 of the negative half-cycle of the AC voltage waveform 100 to drive the first concatenated block of 50 serially-connected LED devices.


Referring again to FIG. 3A, on the rising portion of the negative-half cycle of the AC voltage waveform 100, the Zone sequence Z9, Z8, Z7, Z6 and Z0 results in a repeated reverse sequence of the switching states shown in FIGS. 2G-2J. As demonstrated above, FIGS. 2A-2K and FIG. 3A collectively illustrate an exemplary embodiment of the disclosure in which LED blocks of 10 serially-connected LED devices, which comprise LED devices with an operating range of about 2.8V to 4.2V, can support a working range of about 30V to about 40 V, and even higher voltages by concatenating the LED blocks, thereby allowing a relatively stable level of light to be generated by the LED devices for a majority of the positive and negative cycles of the AC mains power. The timing for activating the various switches S1-S22 as shown in FIGS. 2A-2K may be implemented based on, e.g., detection of voltage level, phase, and/or time, e.g., based on line frequency and/or detection of zero-crossing events using one or more zero-crossing detector circuits, or other schemes as discussed in further detail below.



FIG. 3B schematically illustrates a current waveform 320 to show that positive current flows through the blocks of serially-connected LED devices 201-210 of the activated LED stages of the LED circuit 200 in FIGS. 2B-2K during both the positive and negative half-cycles of the AC voltage waveform 100. In this regard, the LED circuit 200 and associated switch fabric and switching configurations as discussed above enables a virtual rectification of the negative half-cycles of the AC voltage waveform 100 as a result of connecting the positive terminals of the blocks of serially-connected LED devices 201-210 to the second power line 112 (e.g., line neutral) during the negative half-cycle of the AC voltage waveform 100. As explained below in conjunction with FIG. 6, in some embodiments, each switch S1-S22 is implemented as a bidirectional solid-state switch which can be controlled in bi-directional fashion with unidirectional current flow, such that the negative half-cycles of the AC mains waveform 100 have substantially the same illumination capability as positive half-cycles of the AC mains waveform 100.


In some embodiments of the disclosure, with non-limiting reference to the exemplary embodiment of FIGS. 2A-2K, the switching sequence and activation of the LED stages for each of the Zones 1-10 is configured to provide a relatively constant illumination level over the various Zones 1-5 and 6-10 of the positive and negative half-cycles of the AC voltage waveform 100. For example, FIG. 3C schematically illustrates an exemplary process to achieve a constant brightness by activating a number N of LEDs in each zone in a manner that is inversely proportional to the magnitude of the current. In particular, FIG. 3C illustrates the current waveform 320 (of FIG. 3B) superimposed with a first curve 330 and a second curve 340.


The first curve 330 represents a number of LEDs (N) as function of 1/sin(wt) (based on the frequency, e.g., 60 Hz of the AC voltage waveform 100). The second curve 340 represents an empirically determined brightness L, which is empirically determined as L=1/N×k, wherein I denotes a magnitude of the current waveform 320, N denotes a number of LEDs to be activated, and k denotes an empirically determined constant. The first and second curves 330 and 340 represent functions that are utilized by a processor to control the switching in the LED circuitry to activate a given number N of LEDs for a given zone based on the magnitude of the current I. In this control process, as the AC power transitions through the Zones 300 and 310 in the positive and negative half-cycles, as the current I increases, the number N of LEDs activated will decrease, and vice versa.


As schematically illustrated in FIG. 3C, the desired brightness waveform 340 provides a constant DC brightness level L over all Zones 1-10, while providing a short dark period for each Zone 0 in the positive and negative half-cycles of the AC power. However, since the darkness period where L=0 is very short (e.g., less than 10% of full AC waveform cycle), any flickering due to such short period of darkness will not be visible to the human eye.


In an exemplary non-limiting embodiment, the various switching states of the LED circuit 200 shown in FIGS. 2B-2K can implement a switching function in accordance with the principles of FIG. 3C to achieve relatively constant brightness by the LEDs activated in each of the Zones 1-10. For example, in FIG. 2B, for Zone 1 where the voltage reaches 30V, 15 stages of the 10 serially-connected LED blocks can be activated in parallel to turn on 150 LEDs. In FIG. 2C, for Zone 2 where the voltage increases to about 60V, the total number N of activated LEDs will be about 100. In FIG. 2D, for Zone 3 where the voltage increases to about 90, the total number N of activated LEDS will be about 90. In FIG. 2E, for Zone 4 where the voltage increases to about 120V, the total number N of activated LEDs will be about 80. In FIG. 2F, for Zone 5 where the voltage increases to about 150V, the total number N of activated LEDs will be about 50. The same number of LEDs for each of Zones 6-10 will be the same for Zones 1-5. In this manner, as the voltage increases in the sequential Zones (and thus the current I increases, FIG. 3B), the number N of activated LEDs will be decreased to maintain a constant brightness level across the Zones, while as the voltage decreases in sequential Zones, the number N of activated LEDs will be increased to maintain a constant brightness level across the Zones.



FIG. 4 schematically illustrates an LED circuit 400 according to another embodiment of the disclosure. The LED circuit 400 comprises a plurality of LED stages, Stage 1-Stage 7, a plurality of switches S1-S16, a first power line 110 (denoted “Line Hot”) and a second power line 112 (denoted “Line Neutral”), which are connected to AC power (e.g., the AC waveform 100 of utility supply power of FIG. 1) that is used to drive the LEDs stages of the LED circuit 400. As shown in FIG. 4, each LED stage comprises a respective block of serially-connected LED devices 401-207. For illustrative purposes, only 7 stages are shown in FIG. 4, although in some embodiments, the LED circuit 400 will have more than 7 LED stages.


In the exemplary embodiment of FIG. 4, the blocks of serially-connected LED devices 401-407 have different numbers of serially-connected LED devices. For example, in the first LED stage (Stage 1), the block of serially-connected LED device 401 comprises 10 LED devices. In the second LED stage (Stage 2), the block of serially-connected LED devices 402 comprises 3 LED devices. In the third LED stage (Stage 3), the block of serially-connected LED devices 403 comprises 4 LED devices. In the fourth LED stage (Stage 4), the block of serially-connected LED devices 404 comprises 5 LED devices. In the fifth LED stage (Stage 5), the block of serially-connected LED devices 405 comprises 7 LED devices. In the sixth LED stage (Stage 6), the block of serially-connected LED devices 406 comprises 9 LED devices. In the seventh LED stage (Stage 7), the block of serially-connected LED devices 407 comprises 12 LED devices. In this configuration, the varied number of LED devices in each LED stage allows for a more fine-adjustment of the number of LED devices that are activated or deactivated during different Zones of the AC power cycles based on smaller increases or decreases in voltage over a large number of Zones.


For example, FIG. 5A is a table that illustrates various switching states of the switches S1-S16 in the LED circuit 400 of FIG. 4 over fourteen different and overlapping Zones. In FIG. 5A, is assumed that the LED devices of FIG. 4 have a 3.5V nominal operating voltages, and the AC voltage waveform 100 comprises a 120 Vrms waveform. As shown in FIG. 5A, the number of activated LED devices for Zones 1 through 7 and Zones 8 through 14 are shown as: 10, 13, 17, 22, 29, 38, and 50 LED devices, respectively, wherein the Zones are configured to overlap an eliminate potential short periods of darkness between Zones. In this configuration, the LED circuit 400 can have an LED stage that is activated at 9V, rather than 30V (for the 10 LED stages shown in FIGS. 2A-2K). In particular, in the exemplary embodiment of FIG. 4, the following LED stages can be activated with the following voltage levels: (i) the 3-LED stage 402 can be enabled with the AC mains between 9 to 12 Volts; (ii) the 4-LED stage 403 can be enabled with the AC mains between 12V to 15V; (iii) the 5-LED stage 404 can be enabled with the AC mains between 15 to 20V; (iv) the 7-LED stage 405 can be enabled with the AC mains between 21V to 27V (or higher); (v) the 9-LED stage 406 zone can be enabled with the AC mains between 27V to 30 V (or higher); and (vi) the 10-LED stage can be enabled with the AC mains at around 35V (or higher), etc.



FIG. 5B shows one full cycle of an AC voltage waveform 100 with overlapping Zones 1-7 in the positive half-cycle 500 of the AC voltage waveform 100, and overlapping zones 8-14 in the negative half-cycle 510 of the AC voltage waveform 100. FIG. 5B illustrates an exemplary embodiment for providing time overlap for switching states in the various Zones, to thereby eliminate potential short periods of darkness between adjacent Zones.



FIG. 6 schematically illustrates a solid-state bidirectional switch 600 which can be used to implement the switches shown in the LED circuits 200 and 400 of FIGS. 2A and 4. The solid-state bidirectional switch 600 comprises first and second input/output terminals 601 and 602, and a control terminal 603. The solid-state bidirectional switch 600 is configured to allow a bidirectional flow of current, when the solid-state bidirectional switch 600 is in “switched-on state” by operation of a control signal applied to the control terminal 603.


The solid-state bidirectional switch 600 comprises a first MOSFET switch 610 and a second MOSFET switch 620 which are connected back-to-back in series. In some embodiments, the first and second MOSFET switches 610 and 620 comprise power MOSFET devices and, in particular, N-type enhancement MOSFET devices, having gate terminal (G), drain terminals (D), and source terminals (S) as shown. In the exemplary embodiment of FIG. 6, the solid-state bidirectional switch 600 is implemented using two N-channel MOSFET switches 610 and 620 with commonly connected source terminals. The first and second MOSFET switches 610 and 620 comprises intrinsic body diodes 610-1 and 620-1, respectively, which represent the P-N junctions between the P-type substrate body to N-doped drain regions of the MOSFET devices. The body diodes 610-1 and 620-1 are intrinsic elements of the MOSFET switches 610 and 620 (i.e., not discrete elements) and, thus, are shown with dashed-line connections. It is to be noted that the intrinsic body-to-source diodes of the MOSFET switches 610 and 620 are not shown as they are shorted out by the connections between the source regions and the substrate bodies (e.g., N+ source and P body junction are shorted through source metallization). The operation of the solid-state bidirectional switch 600 is well known to those of ordinary skill in the art.



FIG. 7 schematically illustrates a light generating circuit 700 according to an exemplary embodiment of the disclosure. The light generating circuit 700 is connected to a utility AC power supply 100 which is utilized by the light generating circuit 700 to drive LED devices using techniques as discussed herein. The light generating circuit 700 is connected to a hot phase 110 (referred to as “line hot”) of the AC mains 100 and a neutral phase 112 (referred to as “line neutral”) of the AC mains 100. As further illustrated in FIG. 7, the line neutral 112 is shown bonded to earth ground 114 (GND), which provides added protections as is known in the art.


The light generating circuit 700 comprises AC-to-DC converter circuitry 710, zero-crossing detection circuitry 720, switch control circuitry 730, and an arrangement of LED circuit stages and switches 740. In some embodiments, the arrangement of LED circuit stages and switches 740 implements an LED circuit which is the same or similar to the LED circuits 200 or 400 as shown in FIGS. 2A and 4. The switch control circuitry 730 implements switching protocols to selectively activate switches within the block of LED circuit stages and switches 740 to selectively connect individual and/or concatenated blocks of serially-connected LED devices to the AC power supply lines, to drive the LED switches using AC power. The switch control circuitry 730 generates and outputs switch control signals on a plurality (n) of switch control lines SCL1, SCL2, SCLn, which are connected to control terminals of corresponding switches within the switching fabric that is utilized to selectively connect individual and/or concatenated blocks of serially-connected LED devices within the LED stages 740 to the AC power supply lines.


The AC-to-DC converter circuitry 710 is configured to provide DC supply power to various circuitry and elements of the light generating circuit 700 including the zero-crossing detection circuitry 720 and the switch control circuitry 730. However, the AC-to-DC converter circuitry 710 is not configured to provide DC supply voltage for driving LED devices. In some embodiments, the AC-to-DC converter circuitry 710 can be implemented using the same or similar DC power conversion techniques as disclosed in the following co-pending applications: (1) U.S. patent application Ser. No. 16/092,263, filed on Oct. 9, 2018 (Pub. No.: US 2019/0165691), entitled High-Efficiency AC to DC Converter and Methods; and (2) U.S. patent application Ser. No. 16/340,672, filed on Apr. 9, 2019 (Pub. No.: US 2019/0238060), entitled High-Efficiency AC Direct to DC Extraction Converter and Methods, the disclosures of which are all fully incorporated herein by reference.


The zero-crossing detection circuitry 720 is configured to detect zero voltage crossings of the AC voltage waveform that drives the LEDs. The zero-crossing detection circuitry 720 can be implemented using any suitable type of voltage zero-crossing detection circuitry that is configured to sense zero crossings of voltage of the AC power supply waveform and generate a detection signal which indicates a zero-crossing event and an associated transition direction of the zero-crossing event of the voltage waveform (e.g., the AC waveform transitioning from negative to positive (referred to as “positive transition direction”), or the AC waveform transitioning from positive to negative (referred to as a “negative transition direction”)). In some embodiments, the zero-crossing detection circuitry 720 is compare the AC voltage on the hot line to a zero reference voltage (e.g., line neutral voltage) to determine the polarity of the AC waveform on the hot line path, and detect a zero-crossing event and the associated transition direction of the zero-crossing of the AC waveform. In some embodiments, the comparing is performed using a voltage comparator which has a non-inverting input connected to the hot line path, and an inverting input that receives a reference voltage. The output of the voltage comparator switches (i) from logic 1 to logic 0 when the input voltage transitions from positive to negative and (ii) from logic 0 to logic 1 when the input voltage transitions from negative to positive. In this instance, the output of the zero-crossing detection circuitry 720 will transition between a logic “1” and logic “0” output upon each detected zero crossing of the AC voltage waveform. The switch control circuitry 730 utilizes the timing and polarity transition direction of the detected zero voltage crossings to control the timing and sequence of activating the switches with the block of LED circuit stages and switches and connect the LED devices to the AC supply lines to drive the LED stages, as discussed above.


The switch control circuitry 730 may comprise a central processing unit, a microprocessor, a microcontroller, an application-specific integrated circuit (ASIC), a field programmable gate array (FPGA), and other types of processors, as well as portions or combinations of such processors, which can perform switch control functions using hardware control, software/firmware control, and a combination thereof.


In other embodiments, the switch control circuitry 730 may implement modulation schemes, such as pulse-width modulation (PWM), to modulate the activation of the LED stages in the different zones to implement flicker-free levels of dimming with complete compatibility with the AC-Direct LED driving methods as discussed herein. The modulation can be configured to soften the transition between states when strings of LED devices are added or removed. Also, the implementation of a computing device, such as CPU core, microcontroller, or other digital/analog device, can facilitate support for overall or local system reconfiguration, e.g., during manufacturing and/or operational use in the field to mitigate AC main transient events.


It is to be understood that the various combinations of LED strings, the number of LEDs, whether in series or parallel, and/or with varying switching configurations and LED operating voltages may be a linear and/or non-linear optimization problem that can be determined based on various design and/or cost constraints.


The switch control methods that are implemented by, e.g., the switch control circuitry 730 may be synchronized in time with the AC voltage waveform to divide the AC waveform into discrete Zones, as discussed above. The switch control process may be synchronized with line frequency, with the incremented states beginning from zero voltage switching and zero crossing events as detected by the zero-crossing detection circuitry 720. The LED switching Zones can be determined form initial power-up 0 time/0Vs, optionally divided into multiple zones (e.g., 5 Zones) equally with equal time duration with slide variation.


In some embodiments, each switching zone may be pulse width modulated (or other modulation technique) to provide illumination balance at each zone, during zone overlap, and for dimming control. Also, by steering to control current automatically under algorithmic control, additional LEDs may be added in parallel to increase light output per zone, and number of zones may be adjustable by design and/or configured initially in factory or field subsequently.


In other embodiments, state changes may be timed using, e.g., resistor-capacitor time constant within each zone among the LEDs. Furthermore, to maintain a constant illumination level during rising and falling portions of the AC mains waveform, each subsequent zone (i.e., after initial zone) may be controlled via a PWM scheme that enables a prior-to-previous zone disable operation, whereby the PWM starts with an increasing duty cycle on the rising portion of the AC mains waveform until a previous zone disables, and gradually decreases while the AC mains waveform continues to rise. Accordingly, the PWM gradually increases in duty cycle during a downward slope of AC mains waveform to maintain the intensity with a decreasing voltage level; hence, being possible for PWM at subsequent zones implemented with an intermediate connection to ground.



FIG. 8 schematically illustrates a light generating device 800 which is implemented in a monolithic wafer form, according to an exemplary embodiment of disclosure. The light generating device 800 comprises a semiconductor wafer substrate 802 (e.g., silicon substrate), which comprises a monolithic integrated circuit. The monolithic integrated circuit comprises an LED array 804, switch circuitry 806, AC power input terminals 808, and control circuitry 810. In some embodiments, FIG. 8 illustrates a monolithic wafer implementation of the light generating circuit 700 of FIG. 7.


The AC power input terminals 808 are configured for connection to an AC power source. The AC power input terminals 808 are coupled to first and second power lines that comprise metallization that is used to route and distribute the AC power to various regions of the wafer 802. The LED array 804 comprises a plurality of LED devices 820 that are connected to form a plurality of LED stages, wherein each LED stage comprises a plurality of serially-connected LED devices 820, such as schematically illustrated in FIGS. 2A and 4, for example. The switching circuitry 806 comprises a plurality of switches (e.g., solid-state bi-directional switches) that are coupled to the LED array 804 using a wiring network to connect the switches to the inputs and outputs of the LED stages. The switch control circuitry 810 is configured to control the plurality of switches of the switching circuitry 806 to selectively connect at LED stages to the first and second power lines to empower the LED stages with AC power from the AC power source connected to the AC input terminals 808. The switches within the switching circuitry 806 can be configured in a microcell arrangement, or a functional cell arrangement with well-defined tab positions.


As further shown in FIG. 8, in some embodiments, each LED device 820 comprises an optical filter 822 disposed over the LED device 820 and a lens element 824 disposed over the LED device 820. In some embodiments, the optical filter 822 comprise a phosphor layer to filter the light that is emitted by the LED device 820. The lens element 824 is configured to direct, focus, collimate, etc., or otherwise achieve a desired directionality of the light that is emitted by the LED device 820.



FIG. 8 illustrates an exemplary embodiment wherein the light generating device 800 implemented in monolithic wafer form can be used to implement an LED lighting device or system without requiring wafer segmentation for repackaging in different form factors. The wafer substrate 802 can be implemented using various standard wafer sizes to accommodate larger or smaller LED arrays to achieve a desired light output level. Larger wafers can be partitioned into smaller dies, wherein each die comprises an integrated light generating monolithic circuit.



FIG. 9 schematically illustrates a light generating device 900 which is implemented in a monolithic wafer form, according to another exemplary embodiment of disclosure. The light generating device 900 comprises a semiconductor wafer substrate 902 (e.g., silicon substrate), which comprises a monolithic integrated circuit. The monolithic integrated circuit comprises an LED array 904, switch circuitry 906, AC power input terminals 908, and control circuitry 910. In some embodiments, FIG. 9 illustrates a monolithic wafer implementation of the light generating circuit 700 of FIG. 7. The light generating device 900 is similar to the light generating device 800 of FIG. 8, except that the light generating device 900 has a different arrangement of LED devices within the LED array 904, wherein the LED array 904 comprises LED devices arranged in circular footprint regions, wherein each circular footprint region is surrounded by switch circuitry 906 which comprises an arrangement of switches that are utilized to connect the LED devices, or blocks of serially-connected LED devices, to power lines or otherwise concatenate blocks of serially-connected LED devices to form larger strings of serially-connected LED device, such as discussed above.


Although exemplary embodiments have been described herein with reference to the accompanying figures, it is to be understood that the current disclosure is not limited to those precise embodiments, and that various other changes and modifications may be made therein by one skilled in the art without departing from the scope of the appended claims.

Claims
  • 1. An integrated circuit comprising: a first power line and a second power line configured for connection to an alternating-current (AC) power source;a plurality of light-emitting diode (LED) stages, wherein each LED stage comprises a plurality of LED devices that are serially connected between an input terminal and an output terminal of the LED stage, and wherein the LED stages are coupled in a chain with the input terminal of at least one LED stage coupled to the output terminal of another LED stage;switching circuitry coupled to the first and second power lines and to the input and output terminals of each LED stage; andswitch control circuitry configured to control the switching circuitry to (i) selectively connect the first power line and the second power line to the input terminal and the output terminal, respectively, of at least one LED stage during a positive half-cycle of AC power applied to the first and second power lines, and (ii) selectively connect the second power line and the first power line to the input terminal and the output terminal, respectively, of the at least one LED stage during a negative half-cycle of the AC power applied to the first and second power lines.
  • 2. The integrated circuit of claim 1, wherein the switch control circuitry is configured to execute a switch timing control program to synchronize operation of the switching circuitry to empower one or more LED stages based on a voltage level of the applied AC power.
  • 3. The integrated circuit of claim 1, wherein: the plurality of LED stages comprises a first LED stage and a second LED stage, wherein the input terminal of the second LED stage is coupled to the output terminal of the first LED stage; andthe switch control circuitry is configured to control the switching circuitry to (i) selectively connect the first power line to the input terminal of the first LED stage and selectively connect the second power line to the output terminal of the second LED stage, to thereby concatenate the first and second LED stages between the first and second power lines during a positive half-cycle of the AC power applied to the first and second power lines, and (ii) selectively connect the second power line to the input terminal of the first LED stage and selectively connect the first power line to the output terminal of the second LED stage, to thereby concatenate the first and second LED stages between the second and first power lines during a negative half-cycle of the AC power applied to the first and second power lines.
  • 4. The integrated circuit of claim 1, wherein: the plurality of LED stages comprises a first LED stage and a second LED stage; andthe switch control circuitry is configured to control the switching circuitry to (i) selectively connect the first power line to the input terminals of the first and second LED stages and selectively connect the second power line to the output terminals of the first and second LED stages, to thereby connect the first and second LED stages in parallel between the first and second power lines during a positive half-cycle of the AC power applied to the first and second power lines, and (ii) selectively connect the second power line to the input terminals of the first and second LED stages and selectively connect the first power line to the output terminals of the first and second LED stages, to thereby connect the first and second LED stages in parallel between the second and first power lines during a negative half-cycle of the AC power applied to the first and second power lines.
  • 5. The integrated circuit of claim 1, further comprising: a zero-crossing detection circuit configured to detect zero-voltage crossings of an AC voltage waveform applied on the first and second power lines and output a detection signal which indicates a zero-crossing event and a direction of polarity transition of the AC voltage waveform;wherein the switch control circuitry utilizes the output detection signal to control operation of the switching circuitry to empower one or more LED stages based on a voltage level of the applied AC power.
  • 6. The integrated circuit of claim 1, wherein each LED stage comprises a same number of serially-connected LED devices.
  • 7. The integrated circuit of claim 1, wherein at least two LED stages have different numbers of serially-connected LED devices.
  • 8. The integrated circuit of claim 1, wherein each LED device has an operating range from about 2.8V to about 4.2V.
  • 9. An LED lighting system comprising the integrated circuit of claim 1.
  • 10. A device, comprising: a semiconductor wafer comprising a monolithic integrated circuit, wherein the monolithic integrated circuit comprises:alternating-current (AC) power input terminals configured for connection to an AC power source, and a first power line and a second power line coupled to respective ones of the AC power input terminals;a plurality of light-emitting diode (LED) stages, wherein each LED stage comprises a plurality of LED devices that are serially connected between an input terminal and an output terminal of the LED stage, and wherein the LED stages are coupled in a chain with the input terminal of at least one LED stage coupled to the output terminal of another LED stage;switching circuitry coupled to the first and second power lines and to the input and output terminals of each LED stage; andswitch control circuitry configured to control the switching circuitry to (i) selectively connect the first power line and the second power line to the input terminal and the output terminal, respectively, of at least one LED stage during a positive half-cycle of AC power applied to the first and second power lines, and (ii) selectively connect the second power line and the first power line to the input terminal and the output terminal, respectively, of the at least one LED stage during a negative half-cycle of the AC power applied to the first and second power lines.
  • 11. The device of claim 10, wherein the switch control circuitry is configured to execute a switch timing control program to synchronize operation of the switching circuitry to empower one or more LED stages based on a voltage level of the applied AC power.
  • 12. The device of claim 10, wherein: the plurality of LED stages comprises a first LED stage and a second LED stage, wherein the input terminal of the second LED stage is coupled to the output terminal of the first LED stage; andthe switch control circuitry is configured to control the switching circuitry to (i) selectively connect the first power line to the input terminal of the first LED stage and selectively connect the second power line to the output terminal of the second LED stage, to thereby concatenate the first and second LED stages between the first and second power lines during a positive half-cycle of AC power applied to the first and second power lines, and (ii) selectively connect the second power line to the input terminal of the first LED stage and selectively connect the first power line to the output terminal of the second LED stage, to thereby concatenate the first and second LED stages between the second and first power lines during a negative half-cycle of AC power applied to the first and second power lines.
  • 13. The device of claim 10, wherein: the plurality of LED stages comprises a first LED stage and a second LED stage; andthe switch control circuitry is configured to control the switching circuitry to (i) selectively connect the first power line to the input terminals of the first and second LED stages and selectively connect the second power line to the output terminals of the first and second LED stages, to thereby connect the first and second LED stages in parallel between the first and second power lines during a positive half-cycle of AC power applied to the first and second power lines, and (ii) selectively connect the second power line to the input terminals of the first and second LED stages and selectively connect the first power line to the output terminals of the first and second LED stages, to thereby connect the first and second LED stages in parallel between the second and first power lines during a negative half-cycle of AC power applied to the first and second power lines.
  • 14. The device of claim 10, wherein the monolithic integrated circuit further comprises: a zero-crossing detection circuit configured to detect zero-voltage crossings of an AC voltage waveform applied on the first and second power lines and output a detection signal which indicates a zero-crossing event and a direction of polarity transition of the AC voltage waveform;wherein the switch control circuitry utilizes the output detection signal to control operation of the switching circuitry to empower one or more LED stages based on a voltage level of the applied AC power.
  • 15. The device of claim 10, wherein each LED stage comprises a same number of serially-connected LED devices.
  • 16. The device of claim 10, wherein at least two LED stages have different numbers of serially-connected LED devices.
  • 17. The device of claim 10, wherein each LED device has an operating range from about 2.8V to about 4.2V.
  • 18. The device of claim 10, wherein the monolithic integrated circuit further comprises at least one of (i) an optical filter disposed over each LED device, and (ii) a lens disposed over each LED device.
  • 19. A method comprising: applying alternating-current (AC) power to first and second power lines of a light-emitting diode (LED) lighting element, wherein the LED lighting element comprises a plurality of LED stages, wherein each LED stage comprises a plurality of LED devices that are serially connected between an input terminal and an output terminal of the LED stage, and wherein the LED stages are coupled in a chain with the input terminal of at least one LED stage coupled to the output terminal of another LED stage; andempowering at least one LED stage of the plurality of LED stages during a positive half-cycle and a negative half-cycle of the applied AC power by (i) selectively connecting the first power line and the second power line to the input terminal and the output terminal, respectively, of the at least one LED stage during the positive half-cycle of the applied AC power, and (ii) selectively connecting the second power line and the first power line to the input terminal and the output terminal, respectively, of the at least one LED stage during the negative half-cycle of the applied AC power.
  • 20. The method of claim 19, wherein empowering at least one LED stage of the plurality of LED stages during the positive half-cycle and the negative half-cycle of the applied AC power comprises: empowering two or more LED stages of the plurality of LED stages during the positive half-cycle and the negative half-cycle of the applied AC power by (i) selectively connecting the first power line to the input terminals of the two or more LED stages and selectively connecting the second power line to the output terminals of the two or more LED stages, to thereby connect the two or more LED stages in parallel between the first and second power lines during the positive half-cycle of applied AC power, and (ii) selectively connecting the second power line to the input terminals of the two or more LED stages and selectively connecting the first power line to the output terminals of the two or more LED stages, to thereby connect the two or more LED stages in parallel between the second and first power lines during the negative half-cycle of the applied AC power; andempowering two or more LED stages of the plurality of LED stages during the positive half-cycle and the negative half-cycle of the applied AC power by (i) selectively connecting the first power line to the input terminal of a first LED stage and selectively connecting the second power line to the output terminal of the second LED stage, to thereby serially connect a chain of LED stages, which comprises the first and second LED stages, between the first and second power lines during the positive half-cycle of applied AC power, and (ii) selectively connecting the second power line to the input terminal of the first LED stage and selectively connecting the first power line to the output terminal of the second LED stage, to thereby serially connect the chain of LED stages, which comprises the first and second LED stages, between the second and first power lines during the negative half-cycle of applied AC power.
CROSS-REFERENCE TO RELATED APPLICATIONS

This application claims priority to U.S. patent application Ser. No. 17/032,759, filed on Sep. 25, 2020, now U.S. Pat. No. 11,064,586, which claims priority to U.S. patent application Ser. No. 16/718,157, filed on Dec. 17, 2019, now U.S. Pat. No. 10,834,792, which claims priority to U.S. Provisional Application Ser. No. 62/780,377, filed on Dec. 17, 2018, entitled AC-Direct LED Driver, and to U.S. Provisional Application Ser. No. 62/791,014, filed Jan. 10, 2019, entitled Monolithically Processed Light Generator, the disclosures of which are all fully incorporated herein by reference.

US Referenced Citations (369)
Number Name Date Kind
3638102 Pelka Jan 1972 A
3777253 Callan Dec 1973 A
4074345 Ackermann Feb 1978 A
4127895 Krueger Nov 1978 A
4245148 Gisske et al. Jan 1981 A
4245184 Billings et al. Jan 1981 A
4245185 Mitchell et al. Jan 1981 A
4257081 Sauer et al. Mar 1981 A
4466071 Russell, Jr. Aug 1984 A
4487458 Janutka Dec 1984 A
4581540 Guajardo Apr 1986 A
4631625 Alexander et al. Dec 1986 A
4636907 Howell Jan 1987 A
4649302 Damiano et al. Mar 1987 A
4653084 Ahuja Mar 1987 A
4682061 Donovan Jul 1987 A
4685046 Sanders Aug 1987 A
4709296 Hung et al. Nov 1987 A
4760293 Hebenstreit Jul 1988 A
4766281 Buhler Aug 1988 A
4812995 Girgis et al. Mar 1989 A
4888504 Kinzer Dec 1989 A
5121282 White Jun 1992 A
5276737 Micali Jan 1994 A
5307257 Fukushima Apr 1994 A
5371646 Biegelmeier Dec 1994 A
5410745 Friesen et al. Apr 1995 A
5559656 Chokhawala Sep 1996 A
5646514 Tsunetsugu Jul 1997 A
5654880 Brkovic et al. Aug 1997 A
5731732 Williams Mar 1998 A
5793596 Jordan et al. Aug 1998 A
5796274 Willis et al. Aug 1998 A
5870009 Serpinet et al. Feb 1999 A
5933305 Schmalz et al. Aug 1999 A
6081123 Kasbarian et al. Jun 2000 A
6111494 Fischer et al. Aug 2000 A
6115267 Herbert Sep 2000 A
6141197 Kim et al. Oct 2000 A
6160689 Stolzenberg Dec 2000 A
6167329 Engel et al. Dec 2000 A
6169391 Lei Jan 2001 B1
6188203 Rice et al. Feb 2001 B1
6300748 Miller Oct 2001 B1
6369554 Aram Apr 2002 B1
6483290 Hemminger et al. Nov 2002 B1
6515434 Biebl Feb 2003 B1
6538906 Ke et al. Mar 2003 B1
6756998 Bilger Jun 2004 B1
6788512 Vicente et al. Sep 2004 B2
6807035 Baldwin et al. Oct 2004 B1
6813720 Leblanc Nov 2004 B2
6839208 Macbeth et al. Jan 2005 B2
6843680 Gorman Jan 2005 B2
6906476 Beatenbough et al. Jun 2005 B1
6984988 Yamamoto Jan 2006 B2
7045723 Projkovski May 2006 B1
7053626 Monter et al. May 2006 B2
7110225 Hick Sep 2006 B1
7164238 Kazanov et al. Jan 2007 B2
7297603 Robb et al. Nov 2007 B2
7304828 Shvartsman Dec 2007 B1
D558683 Pape et al. Jan 2008 S
7319574 Engel Jan 2008 B2
D568253 Gorman May 2008 S
7367121 Gorman May 2008 B1
7586285 Gunji Sep 2009 B2
7595680 Morita et al. Sep 2009 B2
7610616 Masuouka et al. Oct 2009 B2
7633727 Zhou et al. Dec 2009 B2
7643256 Wright et al. Jan 2010 B2
7693670 Durling et al. Apr 2010 B2
7715216 Liu et al. May 2010 B2
7729147 Wong et al. Jun 2010 B1
7731403 Lynam et al. Jun 2010 B2
7746677 Unkrich Jun 2010 B2
7821023 Yuan et al. Oct 2010 B2
D638355 Chen May 2011 S
7936279 Tang et al. May 2011 B2
7948719 Xu May 2011 B2
8124888 Etemad-Moghadam et al. Feb 2012 B2
8256675 Baglin et al. Sep 2012 B2
8374729 Chapel et al. Feb 2013 B2
8463453 Parsons, Jr. Jun 2013 B2
8482885 Billingsley et al. Jul 2013 B2
8560134 Lee Oct 2013 B1
8649883 Lu et al. Feb 2014 B2
8664886 Ostrovsky Mar 2014 B2
8717720 DeBoer May 2014 B2
8718830 Smith May 2014 B2
8781637 Eaves Jul 2014 B2
8817441 Callanan Aug 2014 B2
8890371 Gotou Nov 2014 B2
D720295 Dodal et al. Dec 2014 S
8947838 Yamai et al. Feb 2015 B2
9054587 Neyman Jun 2015 B2
9055641 Shteynberg et al. Jun 2015 B2
9287792 Telefus et al. Mar 2016 B2
9325516 Pera et al. Apr 2016 B2
9366702 Steele et al. Jun 2016 B2
9439318 Chen Sep 2016 B2
9443845 Stafanov et al. Sep 2016 B1
9502832 Ullahkhan et al. Nov 2016 B1
9509083 Yang Nov 2016 B2
9515560 Telefus et al. Dec 2016 B1
9577420 Ostrovsky et al. Feb 2017 B2
9621053 Telefus Apr 2017 B1
9774182 Phillips Sep 2017 B2
9836243 Chanler et al. Dec 2017 B1
9883554 Lynch Jan 2018 B2
D814424 DeCosta Apr 2018 S
9965007 Amelio et al. May 2018 B2
9990786 Ziraknejad Jun 2018 B1
9991633 Robinet Jun 2018 B2
10072942 Wootton et al. Sep 2018 B2
10076006 Kahlman Sep 2018 B2
10101716 Kim Oct 2018 B2
10187944 MacAdam et al. Jan 2019 B2
10469077 Telefus et al. Nov 2019 B2
10548188 Cheng Jan 2020 B2
D879056 Telefus Mar 2020 S
D881144 Telefus Apr 2020 S
10615713 Telefus et al. Apr 2020 B2
10645536 Barnes et al. May 2020 B1
10756662 Steiner et al. Aug 2020 B2
10812072 Telefus et al. Oct 2020 B2
10812282 Telefus et al. Oct 2020 B2
10819336 Telefus et al. Oct 2020 B2
10834792 Telefus et al. Nov 2020 B2
10887447 Jakobsson et al. Jan 2021 B2
10931473 Telefus et al. Feb 2021 B2
10936749 Jakobsson Mar 2021 B2
10951435 Jakobsson Mar 2021 B2
10985548 Telefus Apr 2021 B2
10992236 Telefus et al. Apr 2021 B2
10993082 Jakobsson Apr 2021 B2
11050236 Telefus et al. Jun 2021 B2
11056981 Telefus Jul 2021 B2
20020109487 Telefus et al. Aug 2002 A1
20030052544 Yamamoto et al. Mar 2003 A1
20030063420 Pahl et al. Apr 2003 A1
20030151865 Maio Aug 2003 A1
20040032756 Van Den Bossche Feb 2004 A1
20040251884 Steffie et al. Dec 2004 A1
20050162139 Hirst Jul 2005 A1
20050185353 Rasmussen et al. Aug 2005 A1
20050286184 Campolo Dec 2005 A1
20060285366 Radecker et al. Dec 2006 A1
20070008747 Soldano et al. Jan 2007 A1
20070143826 Sastry et al. Jun 2007 A1
20070159745 Berberich et al. Jul 2007 A1
20070188025 Keagy et al. Aug 2007 A1
20070236152 Davis et al. Oct 2007 A1
20080006607 Boeder et al. Jan 2008 A1
20080136581 Heilman et al. Jun 2008 A1
20080151444 Upton Jun 2008 A1
20080174922 Kimbrough Jul 2008 A1
20080180866 Wong Jul 2008 A1
20080204950 Zhou et al. Aug 2008 A1
20080234879 Fuller et al. Sep 2008 A1
20080253153 Wu et al. Oct 2008 A1
20080281472 Podgorny et al. Nov 2008 A1
20090034139 Martin Feb 2009 A1
20090067201 Cai Mar 2009 A1
20090168273 Yu et al. Jul 2009 A1
20090195349 Frader-Thompson et al. Aug 2009 A1
20090203355 Clark Aug 2009 A1
20090213629 Liu et al. Aug 2009 A1
20090284385 Tang et al. Nov 2009 A1
20100091418 Xu Apr 2010 A1
20100145479 Griffiths Jun 2010 A1
20100145542 Chapel et al. Jun 2010 A1
20100156369 Kularatna et al. Jun 2010 A1
20100188054 Asakura et al. Jul 2010 A1
20100231135 Hum et al. Sep 2010 A1
20100231373 Romp Sep 2010 A1
20100235896 Hirsch Sep 2010 A1
20100244730 Nerone Sep 2010 A1
20100261373 Roneker Oct 2010 A1
20100284207 Watanabe et al. Nov 2010 A1
20100296207 Schumacher et al. Nov 2010 A1
20100309003 Rousseau Dec 2010 A1
20100320840 Fridberg Dec 2010 A1
20110062936 Bartelous Mar 2011 A1
20110121752 Newman, Jr. et al. May 2011 A1
20110127922 Sauerlaender Jun 2011 A1
20110156610 Ostrovsky et al. Jun 2011 A1
20110273103 Hong Nov 2011 A1
20110292703 Cuk Dec 2011 A1
20110299547 Diab et al. Dec 2011 A1
20110301894 Sanderford, Jr. Dec 2011 A1
20110305054 Yamagiwa et al. Dec 2011 A1
20110307447 Sabaa et al. Dec 2011 A1
20120026632 Acharya et al. Feb 2012 A1
20120075897 Fujita Mar 2012 A1
20120089266 Tomimbang et al. Apr 2012 A1
20120095605 Tran Apr 2012 A1
20120133289 Hum et al. May 2012 A1
20120275076 Shono Nov 2012 A1
20120311035 Guha et al. Dec 2012 A1
20130026925 Ven Jan 2013 A1
20130051102 Huang et al. Feb 2013 A1
20130057247 Russell et al. Mar 2013 A1
20130063851 Stevens et al. Mar 2013 A1
20130066478 Smith Mar 2013 A1
20130088160 Chai et al. Apr 2013 A1
20130104238 Balsan et al. Apr 2013 A1
20130119958 Gasperi May 2013 A1
20130128396 Danesh et al. May 2013 A1
20130170261 Lee et al. Jul 2013 A1
20130174211 Aad et al. Jul 2013 A1
20130187631 Russell et al. Jul 2013 A1
20130245841 Ahn et al. Sep 2013 A1
20130253898 Meagher et al. Sep 2013 A1
20130261821 Lu et al. Oct 2013 A1
20130265041 Friedrich et al. Oct 2013 A1
20130300534 Myllymaki Nov 2013 A1
20130329331 Erger et al. Dec 2013 A1
20140043732 McKay et al. Feb 2014 A1
20140067137 Amelio et al. Mar 2014 A1
20140074730 Arensmeier et al. Mar 2014 A1
20140085940 Lee et al. Mar 2014 A1
20140096272 Makofsky et al. Apr 2014 A1
20140097809 Follic et al. Apr 2014 A1
20140159593 Chu et al. Jun 2014 A1
20140164294 Osann, Jr. Jun 2014 A1
20140203718 Yoon et al. Jul 2014 A1
20140246926 Cruz et al. Sep 2014 A1
20140266698 Hall et al. Sep 2014 A1
20140268935 Chiang Sep 2014 A1
20140276753 Wham et al. Sep 2014 A1
20140331278 Tkachev Nov 2014 A1
20150042274 Kim et al. Feb 2015 A1
20150055261 Lubick et al. Feb 2015 A1
20150097430 Scruggs Apr 2015 A1
20150116886 Zehnder et al. Apr 2015 A1
20150154404 Patel et al. Jun 2015 A1
20150155789 Freeman et al. Jun 2015 A1
20150180469 Kim Jun 2015 A1
20150185261 Frader-Thompson et al. Jul 2015 A1
20150185262 Song et al. Jul 2015 A1
20150216006 Lee et al. Jul 2015 A1
20150236587 Kim et al. Aug 2015 A1
20150253364 Hieda et al. Sep 2015 A1
20150256355 Pera et al. Sep 2015 A1
20150256665 Pera et al. Sep 2015 A1
20150282223 Wang et al. Oct 2015 A1
20150309521 Pan Oct 2015 A1
20150317326 Bandarupalli et al. Nov 2015 A1
20150355649 Ovadia Dec 2015 A1
20150362927 Giorgi Dec 2015 A1
20160012699 Lundy Jan 2016 A1
20160018800 Gettings et al. Jan 2016 A1
20160035159 Ganapathy Achari et al. Feb 2016 A1
20160057841 Lenig Feb 2016 A1
20160069933 Cook et al. Mar 2016 A1
20160077746 Muth et al. Mar 2016 A1
20160081143 Wang Mar 2016 A1
20160110154 Qureshi et al. Apr 2016 A1
20160117917 Prakash et al. Apr 2016 A1
20160126031 Wootton et al. May 2016 A1
20160178691 Simonin Jun 2016 A1
20160181941 Gratton et al. Jun 2016 A1
20160195864 Kim Jul 2016 A1
20160247799 Stafanov et al. Aug 2016 A1
20160259308 Fadell et al. Sep 2016 A1
20160260135 Zomet et al. Sep 2016 A1
20160277528 Guilaume et al. Sep 2016 A1
20160294179 Kennedy et al. Oct 2016 A1
20160343083 Hering et al. Nov 2016 A1
20160360586 Yang et al. Dec 2016 A1
20160374134 Kweon et al. Dec 2016 A1
20170004948 Leyh Jan 2017 A1
20170019969 O'Neil et al. Jan 2017 A1
20170026194 Vijayrao et al. Jan 2017 A1
20170033942 Koeninger Feb 2017 A1
20170063225 Guo et al. Mar 2017 A1
20170067961 O'Flynn Mar 2017 A1
20170086281 Avrahamy Mar 2017 A1
20170099647 Shah et al. Apr 2017 A1
20170104325 Eriksen et al. Apr 2017 A1
20170170730 Sugiura Jun 2017 A1
20170171802 Hou et al. Jun 2017 A1
20170179946 Turvey Jun 2017 A1
20170195130 Landow et al. Jul 2017 A1
20170212653 Kanojia et al. Jul 2017 A1
20170230193 Apte et al. Aug 2017 A1
20170244241 Wilson et al. Aug 2017 A1
20170256934 Kennedy et al. Sep 2017 A1
20170256941 Bowers et al. Sep 2017 A1
20170256956 Irish et al. Sep 2017 A1
20170277709 Strauss et al. Sep 2017 A1
20170314743 Del Castillo et al. Nov 2017 A1
20170322049 Wootton et al. Nov 2017 A1
20170322258 Miller et al. Nov 2017 A1
20170338809 Stefanov et al. Nov 2017 A1
20170347415 Cho et al. Nov 2017 A1
20170366950 Arbon Dec 2017 A1
20180026534 Turcan Jan 2018 A1
20180054460 Brady et al. Feb 2018 A1
20180054862 Takagimoto et al. Feb 2018 A1
20180061158 Greene Mar 2018 A1
20180146369 Kennedy, Jr. May 2018 A1
20180174076 Fukami Jun 2018 A1
20180196094 Fishburn et al. Jul 2018 A1
20180201302 Sonoda et al. Jul 2018 A1
20180254959 Mantyjarvi et al. Sep 2018 A1
20180285198 Dantkale et al. Oct 2018 A1
20180287802 Brickell Oct 2018 A1
20180301006 Flint et al. Oct 2018 A1
20180307609 Qiang et al. Oct 2018 A1
20180342329 Rufo et al. Nov 2018 A1
20180359039 Daoura et al. Dec 2018 A1
20180359223 Maier et al. Dec 2018 A1
20190003855 Wootton et al. Jan 2019 A1
20190020477 Antonatos et al. Jan 2019 A1
20190028869 Kaliner Jan 2019 A1
20190036928 Meriac et al. Jan 2019 A1
20190050903 DeWitt et al. Feb 2019 A1
20190052174 Gong Feb 2019 A1
20190068716 Lauer Feb 2019 A1
20190086979 Kao et al. Mar 2019 A1
20190087835 Schwed et al. Mar 2019 A1
20190104138 Storms et al. Apr 2019 A1
20190122834 Wootton et al. Apr 2019 A1
20190140640 Telefus et al. May 2019 A1
20190165691 Telefus et al. May 2019 A1
20190207375 Telefus et al. Jul 2019 A1
20190238060 Telefus et al. Aug 2019 A1
20190245457 Telefus et al. Aug 2019 A1
20190253243 Zimmerman et al. Aug 2019 A1
20190268176 Pognant Aug 2019 A1
20190280887 Telefus et al. Sep 2019 A1
20190306953 Joyce et al. Oct 2019 A1
20190334999 Ryhorchuk et al. Oct 2019 A1
20190355014 Gerber Nov 2019 A1
20190372331 Liu et al. Dec 2019 A1
20200007126 Telefus et al. Jan 2020 A1
20200014301 Telefus Jan 2020 A1
20200014379 Telefus Jan 2020 A1
20200044883 Telefus et al. Feb 2020 A1
20200052607 Telefus et al. Feb 2020 A1
20200053100 Jakobsson Feb 2020 A1
20200106259 Telefus Apr 2020 A1
20200106260 Telefus Apr 2020 A1
20200106637 Jakobsson Apr 2020 A1
20200120202 Jakobsson et al. Apr 2020 A1
20200145247 Jakobsson May 2020 A1
20200153245 Jakobsson et al. May 2020 A1
20200159960 Jakobsson May 2020 A1
20200193785 Berglund et al. Jun 2020 A1
20200196110 Jakobsson Jun 2020 A1
20200196412 Telefus et al. Jun 2020 A1
20200260287 Hendel Aug 2020 A1
20200275266 Jakobsson Aug 2020 A1
20200287537 Telefus et al. Sep 2020 A1
20200314233 Mohalik et al. Oct 2020 A1
20200328694 Telefus et al. Oct 2020 A1
20200344596 Dong et al. Oct 2020 A1
20200365345 Telefus et al. Nov 2020 A1
20200365346 Telefus et al. Nov 2020 A1
20200365356 Telefus et al. Nov 2020 A1
20200366078 Telefus et al. Nov 2020 A1
20200366079 Telefus et al. Nov 2020 A1
20200394332 Jakobsson et al. Dec 2020 A1
20210014947 Telefus et al. Jan 2021 A1
20210119528 Telefus Apr 2021 A1
20210173364 Telefus et al. Jun 2021 A1
20210182111 Jakobsson Jun 2021 A1
Foreign Referenced Citations (31)
Number Date Country
109075551 Jan 2021 CN
0016646 Oct 1980 EP
0398026 Nov 1990 EP
2560063 Feb 2013 EP
2458699 Sep 2009 GB
06-053779 Feb 1994 JP
2013230034 Nov 2013 JP
2014030355 Feb 2014 JP
2010110951 Sep 2010 WO
2016010529 Jan 2016 WO
2016110833 Jul 2016 WO
2017196571 Nov 2017 WO
2017196572 Nov 2017 WO
2017196649 Nov 2017 WO
2018075726 Apr 2018 WO
2018080604 May 2018 WO
2018080614 May 2018 WO
2018081619 May 2018 WO
2018081619 May 2018 WO
2018159914 Sep 2018 WO
2019133110 Jul 2019 WO
2020014158 Jan 2020 WO
2020014161 Jan 2020 WO
PCTUS1954102 Feb 2020 WO
2020072516 Apr 2020 WO
PCTUS1967004 Apr 2020 WO
2020131977 Jun 2020 WO
PCTUS2033421 Sep 2020 WO
2020236726 Nov 2020 WO
PCTUS2114320 Apr 2021 WO
2021112870 Jun 2021 WO
Non-Patent Literature Citations (48)
Entry
U.S. Appl. No. 17/047,613 filed in the name of Mark Telefus et al. filed Oct. 14, 2020, and entitled “Intelligent Circuit Breakers.”
U.S. Appl. No. 17/154,625 filed in the name of Mark Telefus et al. filed Jan. 21, 2021, and entitled “Intelligent Circuit Interruption.”
U.S. Appl. No. 17/224,067 filed in the name of Mark Telefus et al. filed Apr. 6, 2021, and entitled “Solid-State Line Disturbance Circuit Interrupter.”
U.S. Appl. No. 63/064,399 filed in the name of Mark Telefus et al. filed Aug. 11, 2020, and entitled “Energy Traffic Monitoring and Control System.”
F. Stajano et al., “The Resurrecting Duckling: Security Issues for Ad-hoc Wireless Networks,” International Workshop on Security Protocols, 1999, 11 pages.
L. Sweeney, “Simple Demographics Often Identify People Uniquely,” Carnegie Mellon University, Data Privacy Working Paper 3, 2000, 34 pages.
A. Narayanan et al., “Robust De-anonymization of Large Sparse Datasets,” IEEE Symposium on Security and Privacy, May 2008, 15 pages.
M. Alahmad et al., “Non-Intrusive Electrical Load Monitoring and Profiling Methods for Applications in Energy Management Systems,” IEEE Long Island Systems, Applications and Technology Conference, 2011, 7 pages.
K. Yang et al. “Series Arc Fault Detection Algorithm Based on Autoregressive Bispecturm Analysis,” Algorithms, vol. 8, Oct. 16, 2015, pp. 929-950.
J.-E. Park et al., “Design on Topologies for High Efficiency Two-Stage AC-DC Converter,” 2012 IEEE 7th International Power Electronics and Motion Control Conference—ECCE Asia, Jun. 2-5, 2012, China, 6 pages.
S. Cuk, “98% Efficient Single-Stage AC/DC Converter Topologies,” Power Electronics Europe, Issue 4, 2011, 6 pages.
E. Carvou et al., “Electrical Arc Characterization for Ac-Arc Fault Applications,” 2009 Proceedings of the 55th IEEE Holm Conference on Electrical Contacts, IEEE Explore Oct. 9, 2009, 6 pages.
C. Restrepo, “Arc Fault Detection and Discrimination Methods,” 2007 Proceedings of the 53rd IEEE Holm Conference on Electrical Contacts, IEEE Explore Sep. 24, 2007, 8 pages.
K. Eguchi et al., “Design of a Charge-Pump Type AC-DC Converter for RF-ID Tags,” 2006 International Symposium on Communications and Information Technologies, F4D-3, IEEE, 2006, 4 pages.
A. Ayari et al., “Active Power Measurement Comparison Between Analog and Digital Methods,” International Conference on Electrical Engineering and Software Applications, 2013, 6 pages.
G. D. Gregory et al., “The Arc-Fault Circuit Interrupter, an Emerging Product,” IEEE, 1998, 8 pages.
D. Irwin et al., “Exploiting Home Automation Protocols for Load Monitoring in Smart Buildings,” BuildSys '11 Proceedings of the Third ACM Workshop on Embedded Sensing Systems for Energy-Efficiency in Buildings, Nov. 2011, 6 pages.
B. Mrazovac et al., “Towards Ubiquitous Smart Outlets for Safety and Energetic Efficiency of Home Electric Appliances,” 2011 IEEE International Conference on Consumer Electronics, Berlin, German, Sep. 6-8, 2011, 5 pages.
J. K. Becker et al., “Tracking Anonymized Bluetooth Devices,” Proceedings on Privacy Enhancing Technologies, vol. 3, 2019, pp. 50-65.
H. Siadati et al., “Mind your SMSes: Mitigating Social Engineering in Second Factor Authentication,” Computers & Security, vol. 65, Mar. 2017, 12 pages.
S. Jerde, “The New York Times Can Now Predict Your Emotions and Motivations After Reading a Story,” https://www.adweek.com/tv-video/the-new-york-times-can-now-predict-your-emotions-and-motivations-after-reading-a-story/, Apr. 29, 2019, 3 pages.
K. Mowery et al., “Pixel Perfect: Fingerprinting Canvas in HTML5,” Proceedings of W2SP, 2012, 12 pages.
S. Kamkar, “Evercookie,” https://samy.pl/evercookie/, Oct. 11, 2010, 5 pages.
M. K. Franklin et al., “Fair Exchange with a Semi-Trusted Third Party,” Association for Computing Machinery, 1997, 6 pages.
J. Camenisch et al., “Digital Payment Systems with Passive Anonymity-Revoking Trustees,” Journal of Computer Security, vol. 5, No. 1, 1997, 11 pages.
L. Coney et al., “Towards a Privacy Measurement Criterion for Voting Systems,” Proceedings of the 2005 National Conference on Digital Government Research, 2005, 2 pages.
L. Sweeney, “k-anonymity: A Model for Protecting Privacy,” International Journal of Uncertainty, Fuzziness and Knowledge-Based Systems, vol. 1, No. 5, 2002, 14 pages.
C. Dwork, “Differential Privacy,” Encyclopedia of Cryptography and Security, 2011, 12 pages.
A. P. Felt et al., “Android Permissions: User Attention, Comprehension, and Behavior,” Symposium on Usable Privacy and Security, Jul. 11-13, 2012, 14 pages.
S. Von Solms et al., “On Blind Signatures and Perfect Crimes,” Computers & Security, vol. 11, No. 6, 1992, 3 pages.
R. Wyden, “Wyden Releases Discussion Draft of Legislation to Provide Real Protections for Americans' Privacy,” https://www.wyden.senate.gov/news/press-releases/wyden-releases-discussion-draft-of-legislation-to-provide-real-protections-for-americans-privacy, Nov. 1, 2018, 3 pages.
M. Rubio, “Rubio Introduces Privacy Bill to Protect Consumers While Promoting Innovation,” https://www.rubio.senate.gov/public/index.cfm/2019/1/rubio-introduces-privacy-bill-to-protect-consumers-while-promoting-innovation#:%7E:text=Washingt%E2%80%A6, Jan. 16, 2019, 2 pages.
C. Dwork et al., “Differential Privacy and Robust Statistics,” 41st ACM Symposium on Theory of Computing, 2009, 10 pages.
J. Camenisch et al., “Compact E-Cash,” Eurocrypt, vol. 3494, 2005, pp. 302-321.
D. L. Chaum, “Untraceable Electronic Mail, Return Addresses, and Digital Pseudonyms,” Communications of the ACM, vol. 24, No. 2, Feb. 1981, pp. 84-88.
J. Camenisch et al., “An Efficient System for Nontransferable Anonymous Credentials With Optional Anonymity Revocation,” International Conference on the Theory and Application of Cryptographic Techniques, May 6-10, 2001, 30 pages.
M. K. Reiter et al., “Crowds: Anonymity for Web Transactions,” ACM Transactions on Information and System Security, vol. 1, 1997, 23 pages.
I. Clarke et al., “Freenet: A Distributed Anonymous Information Storage and Retrieval System,” International Workshop on Designing Privacy Enhanching Technologies: Design Issues in Anonymity and Unobservability, 2001, 21 pages.
P. Golle et al., “Universal Re-encryption for Mixnets,” Lecture Notes in Computer Science, Feb. 2004, 15 pages.
Y. Lindell et al., “Multiparty Computation for Privacy Preserving Data Mining,” Journal of Privacy and Confidentiality, May 6, 2008, 39 pages.
J. Hollan et al., “Distributed Cognition: Toward a New Foundation for Human-Computer Interaction Research,” ACM Transactions on Computer-Human Interaction, vol. 7, No. 2, Jun. 2000, pp. 174-196.
A. Adams et al., “Users are Not the Enemy,” Communications of the ACM, Dec. 1999, 6 pages.
A. Morton et al., “Privacy is a Process, Not a Pet: a Theory for Effective Privacy Practice,” Proceedings of the 2012 New Security Paradigms Workshop, Sep. 2012, 18 pages.
G. D. Abowd et al., “Charting Past, Present and Future Research in Ubiquitous Computing,” ACM Transactions on Computer-Human Interaction, vol. 7, No. 1, Mar. 2000, pp. 29-58.
W. Mason et al., “Conducting Behavioral Research on Amazon's Mechanical Turk,” Behavior Research Methods, Jun. 2011, 23 pages.
G. M. Gray et al., “Dealing with the Dangers of Fear: The Role of Risk Communication,” Health Affairs, Nov. 2002, 11 pages.
L. Shengyuan et al., “Instantaneous Value Sampling AC-DC Converter and its Application in Power Quantity Detection,” 2011 Third International Conference on Measuring Technology and Mechatronics Automation, Jan. 6-7, 2011, 4 pages.
H.-H. Chang et al., “Load Recognition for Different Loads with the Same Real Power and Reactive Power in a Non-intrusive Load-monitoring System,” 2008 12th International Conference on Computer Supported Cooperative Work in Design, Apr. 16-18, 2008, 6 pages.
Related Publications (1)
Number Date Country
20210345462 A1 Nov 2021 US
Provisional Applications (2)
Number Date Country
62780377 Dec 2018 US
62791014 Jan 2019 US
Continuations (2)
Number Date Country
Parent 17032759 Sep 2020 US
Child 17372821 US
Parent 16718157 Dec 2019 US
Child 17032759 US