Number | Date | Country | Kind |
---|---|---|---|
199 37 506 | Aug 1999 | DE |
Filing Document | Filing Date | Country | Kind |
---|---|---|---|
PCT/DE00/02569 | WO | 00 |
Publishing Document | Publishing Date | Country | Kind |
---|---|---|---|
WO01/11842 | 2/15/2001 | WO | A |
Number | Name | Date | Kind |
---|---|---|---|
5781569 | Fossorier et al. | Jul 1998 | A |
5815515 | Dabiri | Sep 1998 | A |
5928378 | Choi | Jul 1999 | A |
5995562 | Koizumi | Nov 1999 | A |
6070263 | Tsui et al. | May 2000 | A |
6304617 | Okamoto | Oct 2001 | B1 |
Number | Date | Country |
---|---|---|
3725655 | Feb 1989 | DE |
69115754 | Aug 1996 | DE |
69227010 | Mar 1999 | DE |
6-303153 | Oct 1994 | JP |
10-107651 | Apr 1998 | JP |
10-150370 | Jun 1998 | JP |
Entry |
---|
Tsui et al., “Low Power ACS Unit Design for the Viterbi Decoder,” IEEE, p. I-137—I-140, (Jan. 29, 1999). |
Page et al., “Improved Architectures for the Add-Compare-Select Operation in Long Constraint Length Viterbi Decoding,” IEEE Journal of Solid-State Circuits, vol. 33 (No. 1), p. 151-155, (Jan. 1, 1998). |