The present invention relates to a DC/DC converter with a linear regulator for reducing the output ripple of the converter.
The output voltage of a conventional DC/DC converter operating in a switched mode usually has a considerable ripple. This is especially the case for converters with hysteretic control. When such ripple cannot be tolerated for a particular application, a linear regulator is inserted between the output of the converter stage and the load to eliminate the ripple. Since the voltage regulator is not aware of the load requirements, the output voltage of the converter is adjusted to a level sufficient for the regulator to eliminate the ripple under all load conditions. As a consequence, the load current pass transistor in the voltage regulator usually operates in an unsaturated condition, resulting in a considerable loss of efficiency.
The present invention provides a DC/DC converter with a linear regulator for reducing or eliminating the output ripple of the converter with a minimum loss of efficiency.
In a described embodiment, the converter comprises a converter stage, a regulator stage, and a tracking circuit. The converter stage has a supply voltage input, a converted voltage output and a control input. The regulator stage has an input connected to the converted voltage output of the converter stage and an output connected to a load. The tracking circuit has inputs for a voltage at the converted voltage output of the converter stage, a voltage at the output of the regulator stage and a load sense current, and an output connected to the control input of the converter stage. The tracking circuit controls the converter stage so as to increase the converted voltage with an increasing load sense current and vice versa. Accordingly, the output voltage of the converter is always just sufficient to eliminate the ripple without having to operate the regulator's pass transistor in its linear range.
In a detailed implementation, the linear regulator includes a load current pass transistor in MOS technology and the tracking circuit controls the converter stage such that the voltage at the converted voltage output of the converter stage is just sufficient to avoid operation of the load current pass transistor in an unsaturated state. As a power MOS transistor has virtually no voltage loss in its saturated state, a loss of efficiency is avoided.
Further details of the invention will become apparent from the following description, with reference to the accompanying drawings, wherein:
The DC/DC converter in
The Dropout Tracking Circuit 14 includes a hysteretic comparator, specifically, the hysteretic comparator compares the voltage VMAIN with voltage VX=VBOOT−dV. The offset voltage dV is proportional to the dropout of the LDO pass element transistor M3. Voltage Vx depends on the load current. For higher load current, dV increases and the comparator sends a Control Signal to the converter to increase the voltage VBOOT. This also means an increase in dropout voltage (VDS) of transistor M3.
The Converter 10 is controlled by an output of the Dropout Tracking Circuit 14. The ILOAD dependent control signal of the Dropout Tracking Circuit controls the converter output voltage VBOOT, e.g., by changing the duty cycle. Depending on the type of “Dropout Tracking Circuit” (hysteretic with comparator or linear with OP-AMP), the converter could run as a hysteretic or linear regulated PWM converter (e.g. Buck- or Boost Converter). Advantages of the present invention are: With Current Mode LDO extremely low output voltage ripple (compared with a converter only); minimized LDO dropout to guarantee power supply rejection and optimized efficiency; possible for all Converter Topologies: Buck-, Boost-Converter, Charge Pumps; and the converter can be regulated in a PFM mode without sacrificing ripple performance.
Number | Date | Country | Kind |
---|---|---|---|
10 2004 038 597 | Aug 2004 | DE | national |
Number | Name | Date | Kind |
---|---|---|---|
4881023 | Perusse et al. | Nov 1989 | A |
4893228 | Orrick et al. | Jan 1990 | A |
5216351 | Shimoda | Jun 1993 | A |
5563498 | Candy | Oct 1996 | A |
5592072 | Brown | Jan 1997 | A |
5691629 | Belnap | Nov 1997 | A |
5828204 | Jansen | Oct 1998 | A |
5903138 | Hwang et al. | May 1999 | A |
6031362 | Bradley | Feb 2000 | A |
6441591 | Nokkonen | Aug 2002 | B2 |
6509721 | Liebler | Jan 2003 | B1 |
6664773 | Cunnac et al. | Dec 2003 | B1 |
6864668 | McCune et al. | Mar 2005 | B1 |
6933772 | Banerjee et al. | Aug 2005 | B1 |
7026800 | Liu et al. | Apr 2006 | B2 |
20040076024 | Liu et al. | Apr 2004 | A1 |
20050184712 | Wei et al. | Aug 2005 | A1 |
20050184713 | Xu et al. | Aug 2005 | A1 |
Number | Date | Country |
---|---|---|
P 30 06 707.3 | Oct 1980 | DE |
01118684.8 | Mar 2002 | EP |
9110548.6 | Nov 1991 | GB |
WO9302407 | Feb 1993 | WO |
Number | Date | Country | |
---|---|---|---|
20060033481 A1 | Feb 2006 | US |