This description relates to electrical circuits, in particular, circuitry configured to implement active rectification.
Active rectification (also referred to as synchronous rectification) relates to a rectification technique that uses actively controlled switches, such as power transistors, instead of passive diodes. Active rectification has many applications, including in bidirectional power converter circuits. If the timing for controlling switches during activation rectification is not accurately controlled efficiency is reduced by prolonged body diode conduction or shoot-through can occur that can reduce efficiency or damage system components.
One example relates to a circuit that includes a transistor having first and second current terminals and a control terminal. A sensing circuit has first and second sense terminals, in which the first sense terminal is coupled to the second current terminal. A logic circuit has first and second logic inputs and a logic output, in which the logic output is coupled to the control terminal. A first comparator has first and second comparator inputs and a first comparator output, in which the first comparator output is coupled to the first logic input. The first comparator input is coupled to the second current terminal, and the second comparator input is coupled to a first reference voltage terminal. A second comparator has third and fourth comparator inputs and a second comparator output, in which the second comparator output is coupled to the second logic input. The third comparator input is coupled to the second current terminal, and the fourth comparator input is coupled to a second reference voltage terminal.
Another example relates to a circuit that includes a first transistor having first and second current terminals and a first control terminal. A second transistor has third and fourth current terminals and a second control terminal, and the third current terminal is coupled to the second current terminal. A regulator circuit has first and second regulator inputs and a regulator output, in which the regulator output is coupled to the second control terminal. The first regulator input is coupled to the second current terminal, and the second regulator input is coupled to the first control terminal. A rectification drive circuit has a sense input and a drive output, in which the sense input is coupled to the second current terminal and the drive output is coupled to the first control terminal and the second regulator input.
Another example includes an example circuit includes a first transistor and a second transistor coupled in series with the first transistor. A regulator circuit is configured to regulate a voltage across the second transistor based on a first reference voltage and a voltage at a node between the first and second transistors. A rectification drive circuit is configured to operate the first and second transistors in a rectification mode based on a voltage at the node and at least one second reference voltage.
This description relates generally to electronic circuits, and more particularly to circuits and systems configured to implement active rectification, such as for bi-directional power converters.
As an example, a circuit includes a first transistor coupled in series with a sensing circuit. The first transistor can be a power transistor. The sensing circuit is configured to provide a voltage at a node between the first transistor and the sensing circuit. In an example, the sensing circuit includes a resistor device (e.g., one or more solid state resistors) configured to provide the voltage at the node between the first transistor and the sensing circuit based on current through the resistor. In another example, the sensing circuit includes a second transistor, which is in series with the first transistor, and a regulator circuit. The regulator circuit can be configured to regulate a voltage across the second transistor circuit based on a first reference voltage and the voltage at the node between the first transistor and the sensing circuit based on current through the resistor. For example, the regulator circuit includes a transistor (e.g., a field effect transistor (FET)) that is controlled to provide a substantially constant voltage across the transistor or a decreasing voltage based on system current. The circuit also includes a rectification drive circuit configured to operate the first transistor in a rectification mode based on the voltage at the node and one or more other reference voltages.
In some examples, as described herein, the circuit can further include logic to enable the circuit to operate in a power conversion mode or in the rectification mode. In the power conversion mode, the circuit is configured to convert an input voltage to an output voltage based on current that can flow in a direction from the first transistor to the sensing circuit. In the rectification mode, the circuit is configured to enable current to flow in a direction from the sensing circuit to the first transistor. In a further example, an instance of the active rectification circuit can be configured to provide active rectification for each respective branch of a bridge circuit (e.g., a half-bridge or full-bridge circuit). As described herein, the rectification can be controlled automatically based on a measure of current through a respective sensing circuit, which is coupled in series with the power transistor of the branch. The automatic control is further configured to inhibit shoot-through by ensuring that the active rectification is disabled before an opposite switching component (e.g., power transistor) is enabled. As a result, the power loss associated with the rectification can be reduced and provide for more efficient circuit operation while avoiding cross conduction due to one half of the bridge being commanded to conduct while automatic rectification is active.
The circuit 100 also includes a sensing circuit 110 having first and second sense terminals 112 and 114, in which the first sense terminal 112 is coupled to the second current terminal 106. The sense terminal 114 can be coupled to a ground terminal, as shown, or to another terminal of a power converter circuit. The circuit 100 also includes a synchronous rectification (SR) drive circuit (also referred to as a rectification or SR drive circuit) 116. The drive circuit 116 has a sense input 118 coupled to the second current terminal 106 and a drive output 120 coupled to the control terminal 108.
In the example of
The regulator circuit 122 is configured to regulate a voltage across the second transistor 124 based on a reference voltage (e.g., VREF_REG) and a voltage at the second current terminal 106 (e.g., at a node between the transistor 102 and the sensing circuit 110) to which the regulator input 126 is coupled. The rectification drive circuit 116 is configured to provide a control signal at 120 to drive the first and second transistors 102 and 124 in a rectification mode based on a voltage at the second current terminal 106 and at least one reference voltage (e.g., VREF). In the rectification mode, the regulator circuit 122 is configured to regulate a voltage across the transistor 124 to a substantially constant voltage, such as for example, less than 1V (e.g., less than 50 mV, or about 10 mV).
In the example of
The circuit 200 also includes a rectification drive circuit 116 having an input coupled to the sense terminal 112 (also coupled to the second current terminal 106). The rectification drive circuit 116 also has an output coupled to a control input (e.g., gate) of the transistor 102. The rectification drive circuit 116 is configured to control the transistor 102 in a rectification mode, to conduct current from the sensing circuit to the voltage terminal based on the voltage at 112.
In the example of
Similarly, the second comparator 210 has comparator inputs 222 and 224 and a comparator output 226. The comparator input 222 is coupled to the second current terminal 106 (also coupled to the sense terminal 112). The other comparator input 224 is coupled to a second reference voltage terminal, which can be coupled to a DC voltage source 228 configured to provide a second reference voltage (VREF_2). The comparator output 226 is coupled to another input of the logic circuit 212. The second comparator 226 is configured to provide a comparator signal at 226 based on the voltage at 106, 112 relative to the second reference voltage VREF_2 at 224. For example, VREF_1 is greater than VREF_2.
The logic circuit 212 has an output 230 coupled to the drive output 120, which is coupled to the control terminal 108 of the transistor 102. The logic circuit 212 is configured to provide a logic output signal (e.g., a logic high or logic low) at output 230, which is provided to the control terminal 108, based on the first and second comparator output signals at 218 and 226, respectively. For example, the logic circuit 212 is a flip-flop device (e.g., a set-reset (SR) flip-flop) that provides a logic high output if the voltage at 106, 112 exceeds VREF_1 and a logic low if the voltage falls below VREF_2. Thus, the rectification drive circuit 116 is configured to turn on the transistor 102 in the rectification mode responsive to the voltage across the resistor R1 exceeding VREF_1 and to turn off the transistor 102 responsive to the voltage across R1 dropping below VREF_2. In an example, VREF_1 is approximately 1V and VREF_2 is approximately 0.5V. Other respective voltage values can be used in other examples. By using two comparators 208 and 210 in this way, the rectification drive exhibits hysteresis to avoid instabilities arising from repetitive switching of the transistor 102 in the rectification mode. In some examples, a gate driver circuit (not shown) can be coupled between the output 230 and the control terminal 108. The gate driver circuit can be configured to provide an appropriate voltage and sufficiently high-current drive input to activate the power transistor 102 responsive to the logic output signal provided at 230 by the logic circuit 212.
In an example, the circuit 200 is implemented as an IC, which includes the resistor R1, the logic circuit 212, the first and second comparators 208 and 210. The IC can also include a gate drive terminal coupled to output 120 of the logic circuit 212. The transistor 102 can be implemented within the IC or be external to the IC, and the control terminal 108 can be coupled to the gate drive terminal of the IC. The sensing circuit 110 can be implemented within the IC or external to the IC.
Similar to the example of
In the example of
In an example, the circuit 300 (or a portion thereof) can be implemented as an IC. The IC can include the sensing circuit 110 and the rectification drive circuit 116. The transistors 102 and/or 124 can be implemented within the IC or be external to the IC. If either or both transistors 102 and 124 are external to the IC, the IC can include one or more output terminals coupled to the control terminal of the respective transistors.
The power converter circuit 400 includes a switching logic circuit 406 having logic inputs 408 and 410 and a logic outputs 414 and 416. The output (e.g., output 120, 230 shown in
The circuit 400 also includes a power converter control circuit (also referred to as a power converter controller or controller) 420 having a drive control output 422 coupled to the logic input 408. The power converter control circuit 420 is configured to provide a drive logic signal at the drive control output 422 for controlling the transistors 102 and 124 as part of the power converter circuit. For example, the drive logic signal at 422 can control (e.g., activate or deactivate) the transistors 102 and 124 in a power conversion mode, such as to implement buck converter, a boost converter, a buck-boost converter or another converter topology. The switching logic circuit 406 can be configured to logically combine the signals from the SR drive logic circuit 116 and the power converter control circuit 420 to control the transistors 102 and 124 in either the rectification mode or the power conversion mode.
In an example, a microcontroller and/or logic circuitry (not shown, but see, e.g.,
In the example of
The OR-gates 424 and 432 of switching logic circuit 406 are thus configured to operate the transistor 102 in a power conversion mode responsive to a drive control signal provided at drive control output 422. The OR-gates 424 and 432 are also configured to operate the transistor 102 in a rectification mode responsive to the rectification control signal provided at the output 120 of the SR drive circuit 116 based on a voltage at the second current terminal and a reference voltage at the first reference voltage terminal. That is, when the output 422 of the controller 420 is low, the SR drive logic circuit 116 controls whether the respective transistors 102 and 124 are conducting current.
In the example of
The circuit 500 also includes high-side drive control circuitry and low-side drive control circuitry configured to control. In the example of
The circuit 500 can also include an interlock logic circuit 532 and a microcontroller 534, which can communicate control and status information over a bidirectional communication channel (e.g., a bus) 536. The interlock logic circuit 532 can be coupled through respective communication links to each of the SR/logic circuit 524, 528 and the driver circuits 526, 530, such as for one-directional or bidirectional communication of control and/or status information. The interlock logic circuit 532 is configured to ensure that the high-side and low-side transistors 502 and 504 are not turned on concurrently. For example, the interlock logic circuit 532 is configured to disable activation of the high-side or low-side transistors 502, 504 and prevent shoot through (by providing control instructions to the SR/logic circuit 524, 528 and/or driver circuits 526, 530) until confirming that the opposite of the low-side or high-side transistors 504, 502 is fully disabled (e.g., turned off). The interlock logic circuit 532 can also be configured to delay activation of the respective transistors 502 and 504 in other circumstances. In some examples, the SR/logic circuits 524 and 528 can be configured to communicate feedback information specifying a current operating mode or an indication of a sensed voltage signal for the respective circuit 500. The interlock logic 532 is configured to control transition from commanded power conversion modes to automatic rectification mode and back, and therefore directly controls the behavior of the regulator circuits 516 and 520. Each of the regulator circuits 512 and 514 can thus receive feedback from its respective SR/logic circuit 524 and 528, such as can be provided from the microcontroller 534 or other circuitry to set the operating mode for the regulator circuits. For example, each regulator circuit 512, 514 can be commanded into a mode to either follow the respective FET 502, 504 or conduct at 100% during power conversion mode.
In the power conversion mode, high-side current flows from the terminal 506 through the transistor 502 and the sensing circuit 512 to the switching terminal 510. Also in the power conversion mode, but out of phase with the high-side current, low side current flows from the switching terminal, through the low-side transistor 504, through the sensing circuit 514 to the ground terminal 508. The transistors 518 and 522 can be switched with 502 and 504, respectively, or more commonly held on during power conversion modes. In the active rectification mode, high-side current flows from the switching terminal 510 through the sending circuit 512 and the transistor 502 and to the terminal 506. Also in the active rectification mode, low side current can flow from the ground terminal 508 through the sensing circuit 514, through the transistor 504 and to the switching terminal 510. Alternatively, in the rectification mode, the low-side transistor 504 can be disabled. As described above, the communication channel 536 can be used to provide control instructions to prevent shoot through at each transistor 502, 504 by ensuring active rectification has fully disabled before the opposite switching transistor 504, 502 is enabled.
In this description, the term “couple” may cover connections, communications, or signal paths that enable a functional relationship consistent with this description. For example, if device A generates a signal to control device B to perform an action: (a) in a first example, device A is coupled to device B by direct connection; or (b) in a second example, device A is coupled to device B through intervening component C if intervening component C does not alter the functional relationship between device A and device B, such that device B is controlled by device A via the control signal generated by device A.
In this description, a device that is “configured to” perform a task or function may be configured (e.g., programmed and/or hardwired) at a time of manufacturing by a manufacturer to perform the function and/or may be configurable (or reconfigurable) by a user after manufacturing to perform the function and/or other additional or alternative functions. The configuring may be through firmware and/or software programming of the device, through a construction and/or layout of hardware components and interconnections of the device, or a combination thereof. Furthermore, a circuit or device that is described herein as including certain components may instead be configured to couple to those components to form the described circuitry or device. For example, a structure described herein as including one or more semiconductor elements (such as transistors), one or more passive elements (such as resistors, capacitors, and/or inductors), and/or one or more sources (such as voltage and/or current sources) may instead include only the semiconductor elements within a single physical device (e.g., a semiconductor die and/or integrated circuit (IC) package) and may be configured to couple to at least some of the passive elements and/or the sources to form the described structure, either at a time of manufacture or after a time of manufacture, such as by an end-user and/or a third-party.
Unless otherwise stated, “about,” “approximately,” or “substantially” preceding a value means+/−10 percent of the stated value, or, if the value is zero, a reasonable range of values around zero.
Modifications are possible in the described embodiments, and other embodiments are possible, within the scope of the claims.
This application claims priority to U.S. provisional patent application No. 63/463,109, filed May 1, 2023, which is incorporated herein by reference in its entirety.
Number | Date | Country | |
---|---|---|---|
63463109 | May 2023 | US |