Active resistive summer for a transformer hybrid

Information

  • Patent Grant
  • 8503961
  • Patent Number
    8,503,961
  • Date Filed
    Monday, October 24, 2011
    13 years ago
  • Date Issued
    Tuesday, August 6, 2013
    11 years ago
Abstract
A system includes a transceiver configured to receive a composite signal. The composite signal is a composite of a transmit signal and a receive signal. A replica transmitter is configured to generate a replica transmit signal based on the transmit signal. A transmit canceller is configured to recover the receive signal at least in part by resistively summing the composite signal and the replica transmit signal.
Description
BACKGROUND OF THE INVENTION

1. Field of the Invention


The present invention relates generally to transmitting and receiving electrical signals through communication channels, such as a gigabit channel. In particular, the present invention relates to a transmit canceller that removes transmit signals from receive signals in such communication channels.


2. Background and Related Art


A gigabit channel is a communications channel with a total data throughput of one gigabit per second. A gigabit channel typically includes four (4) unshielded twisted pairs (hereinafter “UTP”) of cables (e.g., category cables) to achieve this data rate. IEEE Standard 802.3ab, herein incorporated by reference, specifies the physical layer parameters for a 1000BASE-T channel (e.g., a gigabit channel).


As will be appreciated by those skilled in the art, a UTP becomes a transmission line when transmitting high frequency signals. A transmission line can be modeled as a network of inductors, capacitors and resistors, as shown in FIG. 1. With reference to FIG. 1, G is normally zero and R(ω)

R(ω)=kR(1+j)√{square root over (ω)},  (1)

where kR is a function of the conductor diameter, permeability, and conductivity. The characteristic impedance of the line is defined by:











Z
0

=




R


(
ω
)


+

j





ω





L



G
+

j





ω





C





,




(
2
)








and at high frequencies, Z0 becomes approximately √{square root over (L/C)} or approximately 100 ohms in a typical configuration. When properly terminated, a UTP of length d has a transfer function H that is a function of both length (d) and frequency (ω):

H(d,ω)=edγ(ω),  (3)
where
γω=√{square root over ((R(ω)+jωL)(G+jωC))}{square root over ((R(ω)+jωL)(G+jωC))},  (4)

and substituting Equations 1 and 4 into Equation 3, and simplifying, approximately yields:










H


(

d
,
ω

)




exp



{

d


[




k
R

2





ω





L

C



+

j


(


ω


LC


+



k
R

2





ω





L

C




)



]


}

.






(
5
)








Equation 5 shows that attenuation and delay are a function of the cable length d.


A transmission path for a UTP typically includes a twisted pair of cables that are coupled to transformers at both a near and far end, as shown in FIG. 2. A transceiver at each end of the transmission path transmits and receives via the same twisted pair. A cable typically includes two patch cords totaling less than 10 m, and a main section of 100 m or even longer. The transmitters shown in FIG. 2 are modeled as current sources. The near end current source supplies a current Itx. The near end transmit voltage (e.g., ItxRtx) is detected and measured across resistor Rtx. A receive signal Vrcv (e.g., a signal transmitted from the far-end transceiver) is also detected and measured across resistor Rtx. Hence, Vtx includes both transmit (ItxRtx) and receive (Vrcv) signals. Accordingly, the signal Vrcv (e.g., the signal from Transceiver B) received at Transceiver A can be obtained by taking the difference between the transmit voltage and the measured voltage Vtx, as follows:

Vrcv=Vtx−ItxRtx.  (6)


Conventional solutions for removing transmit signals from receive signals often employ known transconductor (“Gm”) summing stages or other current based methods. As will be appreciated, these methods often introduce signal distortion into the receive signal. Also, some transconductors have a limited signal dynamic range. Accordingly, conventional methods are often inadequate for applications requiring signal recovery. Additionally, known summing circuits, such as weighted summers using operational amplifiers, have not heretofore been modified to accommodate the intricacies associated with canceling transmit signals or regulating baseline wander (described below). A known weighted summer is discussed in Chapter 2 of “Microelectronic Circuits, Third Edition,” by A. S. Sedra and K. C. Smith, 1991, incorporated herein by reference.


As will be appreciated by those skilled in the art, the receive signal Vrcv typically contains additional components, due to baseline wander, echoes and crosstalk, for example.


Baseline wander is preferably corrected for when transmitting and receiving signals over transmission lines. Removing DC components from a receive signal using transformer coupling can cause baseline wander. As will be appreciated by those skilled in the art, baseline wander represents a deviation from an initial DC potential of a signal.


“Echoes” typically represent a residual transmit signal caused by reflections that appear in the receive signal. Echoes can cause undue interference depending on the size of the reflection.


Capacitive coupling between the channels, as shown in FIG. 3, causes crosstalk. Four channels TX1-TX4 are shown in FIG. 3. The capacitive coupling between TX1 and each of TX2, TX3 and TX4 are modeled by capacitors C1-2, C1-3, C1-4, respectively. The capacitive coupling forms a high-pass filter between channels and therefore crosstalk contains mostly high frequency components. As will be appreciated by those skilled in the art, normally only the near-end crosstalk (NEXT) needs to be considered, since crosstalk is usually small and the transmission line provides further attenuation of the far-end crosstalk (FEXT).


Accordingly, there are many signal-to-noise problems to be solved in the art. Hence, an efficient transmission canceller is needed to remove a transmit signal from a receive signal without introducing excess signal distortion. An electrical circuit is also needed to subtract a transmit signal from a receive signal. There is a further need of an electrical circuit to correct baseline wander.


SUMMARY OF THE INVENTION

The present invention relates to a transmit signal canceller for use in a transformer hybrid. Such a hybrid includes a junction for transmitting and receiving signals. In the present invention, an active resistive summer can be used to cancel a transmit signal from a receive signal.


According to the invention, an electrical circuit in a communications channel is provided. The electrical circuit includes an active resistive summer having: (i) an input for a composite signal, the composite signal including a transmission signal component and a receive signal component, (ii) an input for a replica transmission signal, and (iii) an output for a receive signal which includes the composite signal minus the replica signal.


According to an another aspect of the present invention, a transmit signal canceller in a communication channel is provided. The channel includes a first transceiver for transmitting and receiving signals and a replica transmitter for generating a replica transmission signal input. A composite signal at a near end includes a transmission signal of the first transceiver and a received signal of a second transceiver. The transmit canceller includes: (i) an operational amplifier having a positive input terminal, a negative input terminal, and an output terminal; (ii) a feedback element in communication with the negative input terminal and the output terminal; (iii) a first input resistor in communication with the negative input terminal and the measured signal input; (iv) a second input resistor in communication with the negative input terminal and the replica signal input; and (v) a predetermined voltage source in communication with the positive terminal of the operational amplifier. The receive signal is an output at the output terminal of the operational amplifier.


According to still another aspect of the present invention, a communication system including a first transmission channel with a first end and a second end is provided. The first end couples to a first transformer and the second end couples to a second transformer. A first transceiver transmits and receives signals via the first transformer and a second transceiver transmits and receives signals via the second transformer. A first signal is supplied at the near end. The first signal includes a transmission signal component of the first transceiver and a receive signal component of the second transceiver. The communications system includes: (i) a replica transmitter that generates a replica of the transmission signal component of the first transceiver; (ii) a filter to filter the replica signal; (iii) an active resistive summer receiving the first signal, and the filtered replica signal as inputs to reduce the transmission signal component at an output of the active resistive summer.


According to still another aspect of the present invention, a method of correcting baseline wander in a receive signal in a communications channel having a near and far end is provided. The channel includes a first transceiver at the near end and a second transceiver at the far end, each to transmit and receive signals. The method includes the steps of: (i) providing a composite signal, the composite signal including a transmission signal of the first transceiver and a receive signal of the second transceiver; (ii) generating a replica of the transmission signal; (iii) subtracting the replica signal from the composite signal through an active resistive summer; and (iv) providing a baseline correction current into the active resistive summer.


According to still another aspect of the present invention, an electrical circuit in a communications system is provided. A composite signal including a transmission signal component and a receive signal component, a replica transmission signal and a common-mode shift current are provided. Further circuitry is provided to control the magnitude of the common-mode shift current so that the magnitude of the composite signal does not exceed a predetermined value of an operating parameter of the electrical circuit.


In still another aspect of the present invention, an electrical circuit in a communications system is provided. An active resistive summing circuit produces a receive signal as a difference between a composite signal and a replica transmission signal, the composite signal comprising a transmission signal component and a receive signal component. Further circuitry is provided which controls the magnitude of the composite signal.


In still another aspect of the present invention, another electrical circuit in a communications system is provided. An active resistive summer is provided that receives a composite signal that includes a transmission signal component and a receive signal component, a replica transmission signal, and a common-mode shift current signal. The active resistive summer provides an output which is a receive signal that comprises the composite signal minus the replica signal. Further circuitry is provided which controls the magnitude of the common-mode shift current to thereby control the magnitude of the composite signal.


These and other objects, features, and advantages of the present invention will be apparent from the following description of the preferred embodiments of the present invention.





BRIEF DESCRIPTION OF THE DRAWINGS

The details of the present invention will be more readily understood from a detailed description of the preferred embodiments taken in conjunction with the following figures.



FIG. 1 is a circuit diagram illustrating a transmission line model.



FIG. 2 is a circuit diagram illustrating a transmission path across a twisted pair of cables, the cables being coupled to transformers at each end.



FIG. 3 is a diagram-illustrating crosstalk between channels in a gigabit channel.



FIG. 4 is a block diagram illustrating a system overview of a communications channel.



FIG. 5 is a circuit diagram illustrating a transmitter.



FIG. 6 is a graph illustrating a transmit signal.



FIG. 7 is a graph illustrating a composite signal with echoes.



FIG. 8 is a circuit diagram illustrating a replica transmitter.



FIG. 9 is a graph illustrating a receive signal.



FIG. 10 is block diagram illustrating a low-pass filter.



FIG. 11 is a circuit diagram illustrating an active resistive summer.



FIG. 12 is a circuit diagram illustrating an error detection circuit.



FIG. 13 is a circuit diagram illustrating a low-pass filter.



FIG. 14 is a circuit diagram illustrating a conventional voltage controlled current source.



FIG. 15 is a circuit diagram illustrating one exemplary embodiment of a common-mode feedback circuit coupled with a transmitter.



FIG. 16 is a circuit diagram illustrating one exemplary implementation of an operational amplifier utilized in the common-mode feedback circuit.



FIG. 17 is a circuit diagram illustrating one exemplary embodiment of a common-mode shift current control circuit coupled with a transmitter.



FIG. 18 is a circuit diagram illustrating one exemplary embodiment of a common-mode shift control circuit coupled with a transmitter.





DETAILED DESCRIPTION OF THE PRESENTLY PREFERRED EMBODIMENTS

The preferred embodiments will be described with respect to a gigabit channel, as used, for example, in an Ethernet network; and to electrical circuits associated with separating transmit and receive signals in such a gigabit channel. The preferred embodiments will also be described with respect to baseline wander correction in such a gigabit channel. However, as will be appreciated by those skilled in the art, the present invention is also applicable to other transmission channels, and to other electrical circuits having applications requiring cancellation of transmit signals, for example.



FIG. 4 is a block diagram illustrating principle components for one of the four channels in a preferred gigabit channel configuration for use in an Ethernet network. As illustrated in FIG. 4, a vertical dashed line divides analog and digital processing components. The analog components preferably include a transmitter (“XMTR”) 1, replica transmitter (“Replica XMTR”) 2, transmit canceller 3, baseline correction module 4, low pass filter (“LPF”) 5, analog-to-digital converter (“ADC”) 6, and phase-lock loop (“PLL”) 7. A known PLL can be used with the present invention.


Digital processing components preferably include a transmitter encoder 10, echo module 11, NEXT cancellers 12-14 to assist in removing echoes, synchronization module 15, FIR (Finite Impulse Response) equalizer 16 and a DFE (Decision Feedback Equalizer) 17 to equalize a receive signal, and a Viterbi module 18. The digital processing components also include baseline correction modules 19 and 20 to correct residual baseline wander. A timing recovery module 21, an error correction detector 22 (described in further detail below), and summing junction 23 are also shown. The individual digital components designated by blocks in FIG. 4 are all well known in the communication arts, and their specific construction and operation are not critical to the operation or best mode for carrying out the present invention.


The analog “front-end” components shown in FIG. 4 will now be described in even further detail. The front-end analog components are preferably designed and constructed via customized integrated circuits. However, as will be appreciated by those skilled in the art, the inventive circuits and corresponding configuration could also be realized using discrete components as well.


As illustrated in FIG. 5, transmitter 1 preferably includes a current-source Itx that generates a transmit signal over a resistor Rtx. An appropriate value for resistor Rtx can be selected to match the line impedance, for example. In one preferred embodiment, a resistor center tap is set to 2.5 volts so the transmitter effectively sees a differential impedance of 25 ohms. Preferred performance specifications for the transmitter 1 are further detailed in Table 1, below.


An impulse transmit signal can be generated from a unit square pulse of 1 T width filtered by a one-pole, low-pass filter (not shown) with a cutoff frequency between 85 MHz and 125 MHz. Slew-rate control can also be used to limit the rise and fall times and thus reduce the high frequency components of a transmit signal. Of course, any transmit signal preferably fits into the transmit template provided by the IEEE 802.3ab Standard. An ideal transmit pulse is shown in FIG. 6.


A measured voltage Vtx across Rtx (FIG. 5) is shown in FIG. 7. The measured signal Vtx contains interference caused by line reflections (e.g., echoes). The reflections are caused by impedance discontinuity due to impedance mismatch between different cables. For example, a large reflection pulse at 60 ns as shown in FIG. 7 corresponds to a reflection from the impedance discontinuity at an adapter connecting a 5 m patch cord to a 100 m cable. The magnitude of the echoes can be significant when compared to the magnitude of the receive signal at a long line length, and therefore, echo cancellation, as provided by the NEXT cancellers 12-14 shown in FIG. 4, is employed.


A receive signal Vrcv (e.g., a signal received from a far-end transceiver) is also measured across resistor Rtx, as shown in FIG. 5. Accordingly, the near end transmit signal (ItxRtx) is preferably canceled or reduced from the composite signal Vtx in order to effectively recover the far-end received signal Vrcv. This type of active cancellation can be accomplished with a replica transmit signal Vtxr. Accordingly, a replica transmitter 2 (to be described below) is provided to generate a signal Vtxr to be subtracted from the measured signal Vtx, thus, effectively reducing the transmit signal (ItxRtx).


A receive signal x(t) transmitted with pulse amplitude modulation (“PAM”) is define by:











x


(
t
)


=




n
=
1






a
n



p


(

t
-
nT

)





,




(
7
)








where an is the transmit symbols and p(t) is the channel pulse derived by convoluting an impulse transmit pulse with a channel response defined by Equation 5. The receive signal for a 100 m cable is heavily attenuated by the transmission line and the pulse width is dispersed, as shown in FIG. 9. A 100 m UTP delays the signal by about 550 ns. Signal equalization preferably uses high frequency boosting via the FIR 16 to remove precursor intersymbol interference (“ISI”) and to insert a zero crossing for timing recovery 21. The DFE 17 is used to remove postcursor ISI.


The receive signal's elongated tail results from transformer coupling (e.g., a high-pass filter) with a time constant (e.g., L/R) typically on the order of micro-seconds. Since the receive signal contains little or no average DC energy, the negative tail has the same amount of energy as the positive pulse. In this regard, the signal's area integral is zero. In a typical example, a tail can last over 10 μs with a magnitude of no more than 0.5 mV. The long tail causes any DC bias to drift back toward zero, which can lead to baseline wander. As will be appreciated, this response time is too long to be practically removed by a digital equalizer, but the response is slow enough to be cancelled using a slow integrator, for example. The baseline wander canceller 4 is preferably decision directed to minimize the error defined by the difference between the equalized value and it's sliced value, as discussed below.


As illustrated in FIG. 8, the replica transmitter 2 includes a current source Itxr. Itxr is coupled to a voltage V through resistors R, as shown in FIG. 8. In a preferred embodiment, R is 100 ohms and V is about 2.5 volts. The replica signal Vtxr is preferably filtered through a known low-pass filter to obtain a low-pass replica signal (“Vtxrl”), as shown in FIG. 10. Replica signal Vtxr can also be inverted in a known manner to produce −Vtxr. The preferred performance specifications for the transmitter 1 and replica transmitter 2 are shown in Table 1.









TABLE 1







Transmitter and Replica Performance Specifications










Parameters
Specifications







Transmit Current
+/−40 mA



Replica Transmit Current
¼ of transmit current



Number of levels
16 (not including 0)



Number of sub-units
8 (sequentially delayed)



Transmit Profile
[1 1 2 2 1 1], w/~1 ns delay



Replica Transmit Profile
[1 1 3 3], w/~1 ns delay



Rtx
100 Ω










A transmit signal canceller 4 is illustrated in FIG. 11. The transmit canceller 4 removes the transmission signal (ItxRtx) from the measured (or detected) transmit Vtx signal. In particular, the transmit canceller includes an active resistive summer that provides a large input dynamic range and stable linearity characteristics, while removing (e.g., reducing or canceling) the unwanted transmit signal component.


As illustrated in FIG. 11, the active summer includes an operational amplifier (“op-amp”) with inverting feedback. The op-amp is preferably constructed using integrated circuits in a known manner. The summer receives Vtxrl, Vtx, −Vtxr, Icms, and Ibl as input signals. Ibl is a baseline wander control current, and Icms is a common-mode shift current, each as further discussed below.


As will be appreciated by those skilled in the art, a transformer typically has high-pass characteristics. Accordingly, replica signal −Vtxr is combined (e.g., subtracted via the active resistive summer) with the low pass replica signal Vtxrl to produce a high-pass replica signal. As an alternative configuration, Vtxr could be filtered through a known high-pass filter prior to the transmit canceller 3 stage.


Returning to FIG. 11, receive signal Vrcv is determined from the following relationships.


Let:


Vi=voltage for the op-amp's positive terminal;


V1=Vtxrl;


V2=Vtx;


−V3=−Vtxr;


i4=Icms; and


i5=Ibl.


Then:













i
1

+

i
2

-

i
3

-

i
4

-

i
5


=

i
0


;
and











V
1

-
Vi


R
1


=

i
1


;




V
2

-
Vi


R
1


=

i
2


;




Vi
--



V
3



R
1


=

i
3


;



Vi
-
Vrcv


R
F


=




i
0

.







V
1

-
Vi


R
1



+



V
2

-
Vi


R
1


-


Vi
+

V
3



R
1


-

i
4

-

i
5


=


Vi
-
Vrcv


R
F















V
1

+

V
2

-

V
3

-

3





Vi



R
1


-

i
4

-

i
5


=


Vi
-
Vrcv


R
F













R
F


R
1




(


V
1

+

V
2

-

V
3

-

3





Vi


)


-


i
4

·

R
F


-


i
5

·

R
F



=

Vi
-
Vrcv












R
F


R
1




(


V
1

+

V
2

-

V
3

-

3





vi


)


-


R
F



i
4


-


R
F



i
5


-
Vi

=

-
Vrcv









V
rcv

=


V
i

-



R
F


R
1




(


V
1

+

V
2

-

V
3

-

3

Vi


)


+


R
F



(


i
4

+

i
5


)








(
8
)







Substituting the input signals for their placeholders yields the definition for Vrcv, as follows:










V
rcv

=

Vi
-



R
F


R
1




(

Vtxrl
+
Vtx
-
Vtxr
-

3

Vi


)


+



R
F



(

Icms
+
Ibl

)


.






(
9
)








The gain is preferably set between 0.75 and 1 (e.g., RF/R1 equals 0.75 to 1). For a small signal analysis, Vi can be set to zero (0). Also, as will be appreciated by those skilled in the art, in a fully differential circuit, Vi effectively drops out of the equations since Vrcv=Vrcv(+)−Vrcv(−). As discussed, Vtxrl and −Vtxr are combined through the active summer to provide a high-pass replica signal (“Vtxrb”). The receive signal Vrcv can then be recovered as shown by Equation 9.


Preferred transmit canceller specifications are detailed in Table 2, below.









TABLE 2







Transmit Canceller Performance Specifications










Parameters
Specifications







Input Dynamic Range
+/−2.5 V (diff.) for transmit signal



Output Dynamic Range
+/−1 V (diff.)



Input impedance
High, ~10k.



Output impedance
Low



Cutoff frequency
Greater than 31.5 Mhz



DC Gain
0.85 - dependent on the LPF 5 and




ADC 6 characteristics (FIG. 4)



Power
25 mw, including LPF 5 (FIG. 4)



Rf
8.5 KΩ; or 7.5 KΩ for increased




attenuation



Vi
2.0 volts



R1
10 KΩ










A known current mode circuit, e.g., a voltage controlled current source (VCCS) as shown in FIG. 14, with feedback preferably sets the summer input current-mode voltage (Vcm). Of course, other known current mode circuits could be employed with the present invention. This current-mode circuit shifts the common-mode of both the transmit and replica transmit signals. The input to the op amp (Vaip, Vain) is compared against the desired op amp output common-mode voltage (Vd):

Vd=(Vaip−Vcm)+(Vain−Vcm).  (10)


Then, the common-mode shift current can be determined from:

Icms=Vdgm+I0,  (11)

where gm is a transconductance and Io is an offset current. An appropriate transconductance and offset current can be selected by setting Vcm=IcmsRF=VdgmRF+I0RF, to ensure a proper common-mode voltage seen by the op amp inputs. In this manner, the common mode shift current Icms can be regulated to pull down the common mode voltage of the operational amplifier as needed.


Baseline wander current Ibl is also “summed” by the active resistive summer, as shown in FIG. 11, to correct baseline wander. Approximately ninety percent (90%) of all system baseline correction can be obtained through the active summer. The remaining baseline residual can be digitally corrected through an equalizer, for example. As will be appreciated, the FIG. 11 topology allows the current sources (Ibl and Icms) to each have a fixed output voltage, thus, minimizing current deviation due to finite output resistance.


The baseline wander correction module 4 preferably corrects for baseline wander using a decision-directed method, such as a discrete integrator. The decision-directed method can be implemented with a known charge pump, where the pump sign (e.g., +1/−1) is determined digitally using an error between the equalized baseline signal (yk) and a sliced baseline signal (y^k), as shown in FIG. 12. As will be appreciated by those skilled in the art, the expected error value (e.g., E[ek]) is ideally driven to zero. The charge pump is preferably pumped up or down based on the error value. For example, a positive error implies that a negative value should be input into the charge pump. For a negative error, a positive value should be input into the charge pump. The charge pump preferably has at least two current settings to regulate Ibl. Of course, a charge pump with many current settings could be used to obtain finer baseline correction control.


The preferred baseline wander correction performance specifications are further detailed in Table 3, below.









TABLE 3







Baseline Wander Correction Specification










Parameters
Specifications







Output Dynamic Range
+/−100 uA (diff.), (+/−1 V/R1,




R1 = 10 kΩ)



Output impedance
High



Integration Factors
2 mV/T, 4 mV/T



Bandwidth
>100 MHz










A second-order low-pass filter, as shown in FIG. 13, is cascaded after the summer to preferably flatten the frequency response out to about 31.25 MHz (<1 dB). A minimum overall attenuation of 20 dB at 125 MHz is desirable for the low pass filter. In a sampled system, some aliasing beyond Nyquist frequency (or excess bandwidth) is acceptable, but minimum aliasing is allowed at the sampling frequency. The transmitted data is preferably band-limited to the Nyquist rate.


Preferred performance characteristics of the low pass filter 5 are further detailed in Table 4, below.









TABLE 4







LPF Performance Specification










Parameters
Specifications







Input Dynamic Range
+/−1 V (diff.)



Output Dynamic Range
+/−1 V (diff.)



Input impedance
High, ~10k.



Output impedance
Low



Cutoff frequency
50-60 Mhz.



Q (2nd order)
~1



Input impedance
High, ~10k.



Output impedance
Low, <100



DC gain
1










As an alternative arrangement, a third-order Sallen and Key low pass filter as disclosed in a co-pending application by the same inventor of this application, titled “CALIBRATION CIRCUIT,” filed concurrently herewith, and hereby incorporated by reference, could be used as filter 5. Similarly, the calibration circuit disclosed therein could also be used to calibrate the low pass filter 5.


Analog-to-digital converters are well know in the art. As will be appreciated, the ADC 6 resolution is often determined by system digital processing requirements. In a preferred embodiment, the Viterbi detector 18 requires an effective 7-bit resolution. Residual baseline wander, echoes, and crosstalk increase the dynamic range by about 200-300 mV, which increases the required resolution. The reduction in dynamic range due to insertion loss for a 100 m cable is approximately 40%. Accordingly, an 8-bit resolution is preferred.


The preferred ADC performance specifications are further detailed in Table 5, below.









TABLE 5







ADC Performance Specification










Parameters
Specifications







Resolution
8-bits minimum.



Sampling frequency
8 MHz (125 MS)



Source Output Impedance
Low, ~200-400Ω










As previously discussed, the transmitter 1 preferably includes a current-source Itx that a resistor Rtx to generate a transmit signal voltage equal to ItxRtx. In one preferred embodiment, a center tap of a transformer is connected to a 2.5 volt supply voltage. If the transmitter 1, for example, transmitting 1 volt or receiving 1 volt, then the possible swing in voltage across resistor Rtx is 2 volts. More specifically, the voltage across resistor Rtx can vary between 1.5 volts and 3.5 volts. If the power supply voltage source for the circuit is less than the maximum voltage that could be present across resistor Rtx, then improper operation or damage can result. It is therefore preferable to provide common-mode shift current control circuitry which will control the amount of current being drawn across resistor Rtx so as to keep the composite voltage signal within an appropriate operating range.


One embodiment of the present invention is depicted in FIG. 15. Common-mode shift current control circuitry is illustrated as common-mode feedback circuitry including an operational amplifier 24 and a pair of field effect transistors (FETs) 25 and 26. The operational amplifier 24 includes a first input terminal, a second input terminal, and an output. The operational amplifier 24 receives a differential voltage signal at the first input terminal, wherein the differential voltage signal is a composite signal which includes components related to the voltage transmitted across the transformer as well as the voltage received across the transformer. A common-mode voltage signal VCM is received at the second input terminal. In the embodiment depicted in FIG. 15, VCM=1.5 volts. The output of the operational amplifier 24 is a common-mode shift current control signal, VD.


As will be appreciated by those skilled in the art, when the voltage applied at the first input terminal is different from the voltage applied at the second input terminal, the operational amplifier 24 will sense the inequality. Referring to FIG. 16, the internal operation of the operational amplifier 24 is shown. When the current In is greater than the current Ip, the voltages Vp and Vn will not be in balance around Vcm. As a result of such an imbalance, VD will increase. Alternatively, when the current Ip is greater than the current In, the voltages Vp and Vn will also not be in balance around Vcm. As a result of such an imbalance, VD will decrease.


Referring again to FIG. 15, the effects of increasing or decreasing VD are described. By controlling VD, the common-mode shift current flowing through the resistors R1 can be controlled. By controlling the common-mode shift current, Vtx is thereby also controlled. By being able to control Vtx, the situation in which Vtx exceeds an operating parameter of the circuit, such as the power supply voltage source, is avoided. Specifically, it is undesirable for the composite voltage signal to exceed the supplied voltage for the circuit. Using the common-mode feedback arrangement depicted in the embodiment of FIG. 15, Vtx is controlled in relation to the common-mode voltage signal.

Ip=In  (13)
Vp=Vtxp−IpR1  (14)
Vn=Vtxp−InR1  (15)


Referring to Equation 13, it should be appreciated that when the common-mode shift currents Ip and In are equal, then the voltage drop that occurs over the resistor R1 is the same for both components of the composite differential signal. See Equations 14 and 15. The differential signal applied to the input of the operational amplifier is therefore of the same magnitude as the differential composite signal.


It should be appreciated that the common-mode feedback circuit of FIG. 15 should work regardless of the resistor value chosen, for example 2R1. Because the current drop across the resistors will be the same in both components of the differential signal, the differential voltage signal applied to the input of the active resistive summer will be of the same magnitude as the composite voltage signal. The distinction relates to the output of the summer, and not to the operation or effectiveness of the common-mode shift current control circuitry.


In another embodiment of the present invention, a constant current source is provided to generate the common-mode shift current control. Referring to FIG. 17, constant current sources 27 and 28 are depicted as controlling the common-mode shift currents Ip and In.

Vtx2=Vtx−IR2  (16)

Because Ip and In are equal, the magnitude of the differential signal applied to the active resistive summer is therefore shown in Equation 16. As compared with the embodiment in which the common-mode feedback circuit is utilized to control the magnitude of the common-mode shift current, and therefore the magnitude of the composite signal relative to the applied common-mode voltage, in the embodiment utilizing constant current sources, the voltage drop between the composite differential signal and the differential signal applied to the summer will be constant, i.e. IR2.


In another embodiment of the present invention, the common-mode shift current control circuitry includes a resistor divider. Through the use of a resistor divider, the voltage signal applied to the summer is a proportionately reduced signal as compared with the composite voltage signal.

Vtx3=VtxR2/(R1+R2)

It should be appreciated by those skilled in the art that, by selecting appropriate values for resistors R1 and R2, the magnitude of the common-mode shift current and the composite signal can be controlled so that the magnitude of the composite signal does not exceed an operating parameter of the communications circuit, such as the power supply voltage source.


Thus, a transmit canceller including an active resistive summer has been described. Such an active resistive summer has not heretofore been developed for applications such as canceling signals in gigabit channels. Correcting baseline wander through such an active resistive summer has also been described herein. Controlling common-mode shift current has also been described herein.


While the present invention has been described with respect to what is presently considered to be the preferred embodiments, it will be understood that the invention is not limited to the disclosed embodiments. To the contrary, the invention covers various modifications and equivalent arrangements included within the spirit and scope of the appended claims. The scope of the following claims is to be accorded the broadest interpretation so as to encompass all such modifications and equivalent structures and functions.


For example, while preferred circuit configurations and component values have been described, it will be understood that modifications could be made without deviating from the inventive structures. For example, values for the feedback and input resistors Rf and R1 could be changed to obtain higher or lower gains. Also, an active resistive summer could be constructed to sum only the measured signal Vtx and the replica signal Vtxr (or a high-pass version of the replica), for example. Additionally, while the communication channel has been described with respect to a twisted pair of cables, the invention may also be practiced with other communication channels such as optical and wireless channels. Moreover, this invention should not be limited to gigabit transmission rates and can be practiced at any transmission rate requiring the signal processing characteristics of the invention. Of course, these and other such modifications are covered by the present invention.

Claims
  • 1. A system, comprising: a transceiver configured to receive a composite signal and an encoded transmit signal, the composite signal being a composite of a transmit signal and a receive signal;a replica transmitter configured to i) receive the encoded transmit signal and ii) generate a replica transmit signal based on the encoded transmit signal; anda transmit canceller configured to recover the receive signal at least in part by resistively summing the composite signal and the replica transmit signal, wherein the transmit canceller includes an operational amplifier having an inverting input, a non-inverting input, and an output, and wherein the composite signal and the replica transmit signal are directly connected to the inverting input.
  • 2. The system of claim 1, wherein the transceiver includes a first current source and a first resistor, and wherein the first current source is configured to generate the transmit signal across the first resistor based on the encoded transmit signal.
  • 3. The system of claim 2, wherein the replica transmitter includes a second current source and at least one second resistor, the second current source configured to generate the replica transmit signal across the at least one second resistor based on the encoded transmit signal.
  • 4. The system of claim 1, wherein at least one of a filtered replica signal, a baseline wander control current, and a common-mode shift current is directly connected to the inverting input.
  • 5. The system of claim 4, wherein the common-mode shift current is based on a desired output common-mode voltage of the operational amplifier, a transconductance of the operational amplifier, and a current offset.
  • 6. The system of claim 5, further comprising a voltage controlled current source configured to generate the common-mode shift current to cause the operational amplifier to generate the desired output common-mode voltage.
  • 7. The system of claim 4, further comprising a baseline wander correction module configured to generate the baseline wander control current to correct for baseline wander, wherein the baseline wander corresponds to a deviation from an initial DC potential of at least one of the transmit signal and the receive signal.
  • 8. A method, comprising: receiving a composite signal and an encoded transmit signal, the composite signal being a composite of a transmit signal and a receive signal;generating a replica transmit signal based on the encoded transmit signal; andrecovering the receive signal at least in part by resistively summing the composite signal and the replica transmit signal, wherein recovering the receive signal includes, at an operational amplifier having an inverting input, a non-inverting input, and an output, directly connecting the composite signal and the replica transmit signal to the inverting input.
  • 9. The method of claim 8, further comprising: using a first current source, generating the transmit signal across a first resistor based on the encoded transmit signal.
  • 10. The method of claim 9, further comprising: using a second current source, generating the replica transmit signal across at least one second resistor based on the encoded transmit signal.
  • 11. The method of claim 8, directly connecting at least one of a filtered replica signal, a baseline wander control current, and a common-mode shift current to the inverting input.
  • 12. The method of claim 11, wherein the common-mode shift current is based on a desired output common-mode voltage of the operational amplifier, a transconductance of the operational amplifier, and a current offset.
  • 13. The method of claim 12, further comprising: using a voltage controlled current source, generating the common-mode shift current to cause the operational amplifier to generate the desired output common-mode voltage.
  • 14. The method of claim 11, further comprising: generating the baseline wander control current to correct for baseline wander, wherein the baseline wander corresponds to a deviation from an initial DC potential of at least one of the transmit signal and the receive signal.
CROSS-REFERENCE TO RELATED CASES

This application is a continuation of U.S. patent application Ser. No. 12/581,415, filed Oct. 19, 2009, which is a continuation of U.S. patent application Ser. No. 09/920,240, now U.S. Pat. No. 7,606,547, which is a continuation-in-part of and claims benefit of priority of U.S. patent application Ser. No. 09/629,092, now U.S. Pat. No. 6,775,529, entitled “ACTIVE RESISTIVE SUMMER FOR A TRANSFORMER HYBRID,” by the same inventors, filed Jul. 31, 2000, the disclosure of which is hereby incorporated by reference. This application is also related to U.S. patent application Ser. No. 09/920,241, now U.S. Pat. No. 7,433,665, entitled “APPARATUS AND METHOD FOR CONVERTING SINGLE-ENDED SIGNALS TO A DIFFERENTIAL SIGNAL, AND TRANSCEIVER EMPLOYING SAME,” by Pierte Roo, filing date Aug. 1, 2001, the disclosure of which is hereby incorporated by reference.

US Referenced Citations (313)
Number Name Date Kind
3297951 Blasbalg Jan 1967 A
3500215 Leuthold et al. Mar 1970 A
3521170 Leuthold et al. Jul 1970 A
3543009 Voelcher, Jr. Nov 1970 A
3793588 Gerwen et al. Feb 1974 A
3793589 Puckette Feb 1974 A
3973089 Puckett Aug 1976 A
4071842 Tewksbury Jan 1978 A
4112253 Wilhelm Sep 1978 A
4131767 Weinstein Dec 1978 A
4152541 Yuen May 1979 A
RE30111 Blood, Jr. Oct 1979 E
4309673 Norberg et al. Jan 1982 A
4321753 Fusari Mar 1982 A
4362909 Snijders et al. Dec 1982 A
4393370 Hareyama Jul 1983 A
4393494 Belforte et al. Jul 1983 A
4408190 Nagano Oct 1983 A
4464545 Werner Aug 1984 A
4503421 Hareyama et al. Mar 1985 A
4527126 Petrich et al. Jul 1985 A
4535206 Falconer Aug 1985 A
4591832 Fling et al. May 1986 A
4605826 Kanemasa Aug 1986 A
4621172 Kanemasa et al. Nov 1986 A
4621356 Scipione Nov 1986 A
4626803 Holm Dec 1986 A
4715064 Claessen Dec 1987 A
4727566 Dahlqvist Feb 1988 A
4746903 Czarniak et al. May 1988 A
4816830 Cooper Mar 1989 A
4817081 Wouda et al. Mar 1989 A
4868571 Inamasu Sep 1989 A
4878244 Gawargy Oct 1989 A
4888762 Arai Dec 1989 A
4894820 Miyamoto Jan 1990 A
4935919 Hiraguchi Jun 1990 A
4947171 Pfeifer et al. Aug 1990 A
4970715 McMahan Nov 1990 A
4972360 Cukier et al. Nov 1990 A
4988960 Tomisawa Jan 1991 A
4993045 Alfonso Feb 1991 A
4999830 Agazzi Mar 1991 A
5018134 Kokubo et al. May 1991 A
5043730 Obinnata Aug 1991 A
5084865 Koike Jan 1992 A
5119365 Warner et al. Jun 1992 A
5136260 Yousefi-Elezei Aug 1992 A
5148427 Buttle et al. Sep 1992 A
5153450 Ruetz Oct 1992 A
5164725 Long Nov 1992 A
5175764 Patel et al. Dec 1992 A
5185538 Kondoh et al. Feb 1993 A
5202528 Iwaooji Apr 1993 A
5204880 Wurster et al. Apr 1993 A
5212659 Scott et al. May 1993 A
5222084 Takahashi Jun 1993 A
5243346 Inami Sep 1993 A
5243347 Jackson et al. Sep 1993 A
5245231 Kocis et al. Sep 1993 A
5245654 Wilkison et al. Sep 1993 A
5248956 Himes Sep 1993 A
5253249 Fitzgerald et al. Oct 1993 A
5253272 Jaeger et al. Oct 1993 A
5254994 Takakura et al. Oct 1993 A
5267269 Shih et al. Nov 1993 A
5269313 DiPinto Dec 1993 A
5272453 Traynor et al. Dec 1993 A
5280526 Latureli Jan 1994 A
5282157 Murphy et al. Jan 1994 A
5283582 Krenik Feb 1994 A
5305379 Takeuchi Apr 1994 A
5307064 Kudoh Apr 1994 A
5307405 Sih Apr 1994 A
5323157 Ledzius et al. Jun 1994 A
5325400 Co et al. Jun 1994 A
5357145 Segaram Oct 1994 A
5365935 Righter et al. Nov 1994 A
5367540 Kakushi et al. Nov 1994 A
5373147 Noda et al. Dec 1994 A
5375147 Awata et al. Dec 1994 A
5388092 Koyama et al. Feb 1995 A
5388123 Uesugi et al. Feb 1995 A
5392042 Pelton Feb 1995 A
5399996 Yates et al. Mar 1995 A
5418478 Van Brunt et al. May 1995 A
5440514 Flannagan et al. Aug 1995 A
5440515 Chang et al. Aug 1995 A
5444739 Uesugi et al. Aug 1995 A
5465272 Smith Nov 1995 A
5471665 Pace et al. Nov 1995 A
5479124 Pun et al. Dec 1995 A
5489873 Kamata et al. Feb 1996 A
5507036 Vagher Apr 1996 A
5508656 Jaffard et al. Apr 1996 A
5517141 Abdi et al. May 1996 A
5517435 Sugiyama May 1996 A
5521540 Marbot May 1996 A
5537113 Kawabata Jul 1996 A
5539403 Tani et al. Jul 1996 A
5539405 Norsworthy Jul 1996 A
5539773 Knee et al. Jul 1996 A
5559476 Zhang et al. Sep 1996 A
5568064 Beers et al. Oct 1996 A
5568142 Velazquex et al. Oct 1996 A
5572158 Lee et al. Nov 1996 A
5572159 McFarland Nov 1996 A
5577027 Cheng Nov 1996 A
5579004 Linz Nov 1996 A
5585795 Yuasa et al. Dec 1996 A
5585802 Cabler et al. Dec 1996 A
5587681 Fobbester Dec 1996 A
5589788 Goto Dec 1996 A
5596439 Dankberg et al. Jan 1997 A
5600321 Winen Feb 1997 A
5613233 Vagher Mar 1997 A
5615234 Brooks Mar 1997 A
5625357 Cabler Apr 1997 A
5629652 Weiss May 1997 A
5648738 Welland et al. Jul 1997 A
5651029 Yang Jul 1997 A
5659609 Koizumi et al. Aug 1997 A
5663728 Essenwanger Sep 1997 A
5666354 Cecchi et al. Sep 1997 A
5684482 Galton Nov 1997 A
5687330 Gist et al. Nov 1997 A
5696796 Poklemba Dec 1997 A
5703541 Nakashima Dec 1997 A
5719515 Danger Feb 1998 A
5726583 Kaplinsky Mar 1998 A
5745564 Meek Apr 1998 A
5745839 Lieberman Apr 1998 A
5757219 Weedon et al. May 1998 A
5757298 Manley et al. May 1998 A
5760726 Koifman et al. Jun 1998 A
5790060 Tesche Aug 1998 A
5790658 Yip et al. Aug 1998 A
5796725 Muraoka Aug 1998 A
5798661 Runaldue et al. Aug 1998 A
5798664 Nagahori et al. Aug 1998 A
5812597 Graham et al. Sep 1998 A
5821892 Smith Oct 1998 A
5822426 Rasmus et al. Oct 1998 A
5825819 Cogburn Oct 1998 A
5834860 Parsons et al. Nov 1998 A
5838177 Keeth Nov 1998 A
5838186 Inoue et al. Nov 1998 A
5841386 Leduc Nov 1998 A
5841809 Koizumi et al. Nov 1998 A
5844439 Zortea Dec 1998 A
5859552 Do et al. Jan 1999 A
5864587 Hunt Jan 1999 A
5878340 Asaoka et al. Mar 1999 A
5880615 Bazes Mar 1999 A
5887059 Xie et al. Mar 1999 A
5892701 Huang et al. Apr 1999 A
5894496 Jones Apr 1999 A
5898340 Chatterjee et al. Apr 1999 A
5930686 Devline et al. Jul 1999 A
5936450 Unger Aug 1999 A
5940442 Wong et al. Aug 1999 A
5940498 Bardl Aug 1999 A
5949362 Tesche et al. Sep 1999 A
5963069 Jefferson et al. Oct 1999 A
5982317 Steensgaard-Madison Nov 1999 A
5999044 Wohlfarth et al. Dec 1999 A
6005370 Gustavson Dec 1999 A
6014048 Talaga et al. Jan 2000 A
6037812 Gaudet Mar 2000 A
6038266 Lee et al. Mar 2000 A
6043766 Hee et al. Mar 2000 A
6044489 Hee et al. Mar 2000 A
6046607 Kohdaka Apr 2000 A
6047346 Lau et al. Apr 2000 A
6049706 Cook et al. Apr 2000 A
6052076 Patton, III et al. Apr 2000 A
6057716 Dinteman et al. May 2000 A
6067327 Creigh et al. May 2000 A
6087968 Roza Jul 2000 A
6094082 Gaudet Jul 2000 A
6100830 Dedic Aug 2000 A
6121831 Mack Sep 2000 A
6137328 Sung Oct 2000 A
6140857 Bazes Oct 2000 A
6148025 Shirani et al. Nov 2000 A
6150856 Morzano Nov 2000 A
6154784 Liu Nov 2000 A
6163283 Schofield Dec 2000 A
6163289 Ginetti Dec 2000 A
6163579 Harrington et al. Dec 2000 A
6166572 Yamoaka Dec 2000 A
6172634 Leonowich et al. Jan 2001 B1
6173019 Hee et al. Jan 2001 B1
6177896 Min Jan 2001 B1
6185263 Chan Feb 2001 B1
6188282 Montalvo Feb 2001 B1
6191719 Bult et al. Feb 2001 B1
6192226 Fang Feb 2001 B1
6201490 Kawano et al. Mar 2001 B1
6201831 Agazzi et al. Mar 2001 B1
6201841 Iwamatsu et al. Mar 2001 B1
6204788 Tani Mar 2001 B1
6211716 Nguyen et al. Apr 2001 B1
6215429 Fischer et al. Apr 2001 B1
6223061 Dacus et al. Apr 2001 B1
6236345 Dagnachew et al. May 2001 B1
6236346 Schofield May 2001 B1
6236645 Agazzi May 2001 B1
6249164 Cranford, Jr. et al. Jun 2001 B1
6249249 Obayashi et al. Jun 2001 B1
6259680 Blackwell et al. Jul 2001 B1
6259745 Chan Jul 2001 B1
6259957 Alexander et al. Jul 2001 B1
6266367 Strait Jul 2001 B1
6271782 Steensgaard-Madsen Aug 2001 B1
6275098 Uehara et al. Aug 2001 B1
6288592 Gupta Sep 2001 B1
6288604 Shih et al. Sep 2001 B1
6289068 Hassoun et al. Sep 2001 B1
6295012 Greig Sep 2001 B1
6298046 Thiele Oct 2001 B1
6307490 Litfin et al. Oct 2001 B1
6309077 Saif et al. Oct 2001 B1
6313775 Lindfors et al. Nov 2001 B1
6332004 Chang Dec 2001 B1
6333959 Lai et al. Dec 2001 B1
6339390 Velazquez et al. Jan 2002 B1
6340940 Melanson Jan 2002 B1
6346899 Hadidi Feb 2002 B1
6351229 Wang Feb 2002 B1
RE37619 Mercer et al. Apr 2002 E
6369734 Volk Apr 2002 B2
6370190 Young et al. Apr 2002 B1
6373417 Melanson Apr 2002 B1
6373908 Chan Apr 2002 B2
6377640 Trans Apr 2002 B2
6377683 Dobson et al. Apr 2002 B1
6385238 Nguyen et al. May 2002 B1
6385442 Vu et al. May 2002 B1
6389077 Chan May 2002 B1
6408008 Komarek et al. Jun 2002 B1
6408032 Lye et al. Jun 2002 B1
6411647 Chan Jun 2002 B1
6415003 Raghaven Jul 2002 B1
6421377 Langberg et al. Jul 2002 B1
6421534 Cook et al. Jul 2002 B1
6433608 Huang Aug 2002 B1
6441761 Viswanathan Aug 2002 B1
6452428 Mooney et al. Sep 2002 B1
6462688 Sutardja Oct 2002 B1
6469988 Yang et al. Oct 2002 B1
6476746 Viswanathan Nov 2002 B2
6476749 Yeap et al. Nov 2002 B1
6477200 Agazzi et al. Nov 2002 B1
6492922 New Dec 2002 B1
6501402 Boxho Dec 2002 B2
6509854 Morita et al. Jan 2003 B1
6509857 Nakao Jan 2003 B1
6531973 Brooks et al. Mar 2003 B2
6535987 Ferrant Mar 2003 B1
6539072 Donnelly et al. Mar 2003 B1
6556677 Hardy Apr 2003 B1
6563742 Lee et al. May 2003 B1
6563870 Schenk May 2003 B1
6570931 Song May 2003 B1
6576746 McBride et al. Jun 2003 B2
6577114 Roo Jun 2003 B1
6583742 Hossak Jun 2003 B1
6594304 Chan Jul 2003 B2
6606489 Razavi et al. Aug 2003 B2
6608743 Suzuki Aug 2003 B1
6633178 Wilcox et al. Oct 2003 B2
6687286 Leonowich et al. Feb 2004 B1
6690742 Chan Feb 2004 B2
6714825 Tanaka Mar 2004 B1
6721379 Cranford, Jr. et al. Apr 2004 B1
6731748 Edgar, III et al. May 2004 B1
6744831 Chan Jun 2004 B2
6744931 Kormiya et al. Jun 2004 B2
6751202 Henrie Jun 2004 B1
6765931 Rabenko et al. Jul 2004 B1
6775529 Roo Aug 2004 B1
6816097 Brooks et al. Nov 2004 B2
6823028 Phanse Nov 2004 B1
6844837 Sutardja Jan 2005 B1
6864726 Levin et al. Mar 2005 B2
6870881 He Mar 2005 B1
6882216 Kang Apr 2005 B2
6975674 Phanse et al. Dec 2005 B1
6980644 Sallaway et al. Dec 2005 B1
7050517 Sallaway et al. May 2006 B1
7194037 Sutardja Mar 2007 B1
7327995 Roo Feb 2008 B1
7433665 Roo Oct 2008 B1
7466971 Roo Dec 2008 B1
7528648 Raimar May 2009 B2
7536162 Roo May 2009 B1
8045946 Roo et al. Oct 2011 B2
20010050585 Carr Dec 2001 A1
20020009057 Blackwell et al. Jan 2002 A1
20020061087 Williams May 2002 A1
20020084857 Kim Jul 2002 A1
20020136321 Chan Sep 2002 A1
20020181601 Huang et al. Dec 2002 A1
20030002570 Chan Jan 2003 A1
20030174660 Blon et al. Sep 2003 A1
20040005015 Chan Jan 2004 A1
20040090981 Lin et al. May 2004 A1
20040091071 Lin et al. May 2004 A1
20040105504 Chan Jun 2004 A1
20040141569 Agazzi Jul 2004 A1
20040208312 Okuda Oct 2004 A1
20050025266 Chan Feb 2005 A1
Foreign Referenced Citations (37)
Number Date Country
10 2004 017 497 Nov 2004 DE
0800 278 Aug 1997 EP
57-48827 Mar 1982 JP
58-111415 Jul 1983 JP
62-159925 Jul 1987 JP
63-300700 Jul 1988 JP
204527 Aug 1989 JP
3-273704 Dec 1991 JP
4-293306 Oct 1992 JP
4-351109 Dec 1992 JP
05-064231 Mar 1993 JP
06-029853 Feb 1994 JP
06-98731 Apr 1994 JP
6-276182 Sep 1994 JP
7-131260 May 1995 JP
09-55770 Aug 1995 JP
09-270707 Mar 1996 JP
10-126183 May 1998 JP
2001-177409 Dec 1999 JP
06-97831 Apr 2005 JP
09-270707 Apr 2005 JP
2001-177409 Apr 2005 JP
0497334 Aug 2002 TW
0512606 Dec 2002 TW
0512608 Dec 2002 TW
0545016 Aug 2003 TW
WO 9946867 Sep 1999 WO
WO 0027079 May 2000 WO
WO 0028663 May 2000 WO
WO 0028663 May 2000 WO
WO 0028663 May 2000 WO
WO 0028668 May 2000 WO
WO 0028691 May 2000 WO
WO 0028691 May 2000 WO
WO 0028691 May 2000 WO
WO 0028712 May 2000 WO
WO 0035094 Jun 2000 WO
Non-Patent Literature Citations (171)
Entry
U.S. Appl. No. 60/106,265, filed Oct. 1998, Chan.
U.S. Appl. No. 60/107,105, filed Nov. 1998, Chan.
U.S. Appl. No. 60/107,702, filed Nov. 1998, Chan.
U.S. Appl. No. 60/108,001, filed Nov. 1998, Chan.
Abidi et al; “FA 7.2: The Future of CMOS Wireless Transceivers”; Feb. 7, 1997, pp. 118-119, 440.
Abidi, “TP 11.1: Direct-Conversion Radio Transceivers for Digital Communications” 1995.
American National Standard, “Fibre Distributed Data interface (FDDI)—Token Ring Twisted Pair Layer Medium Dependent (TP-PMD)”, Sep. 25, 1995.
Azadet et al; “A Gigabit Transceiver Chip Set for UTP CA-6 Cables in Digital CMOS Technology”; Feb. 2000.
Azadet, Kamran Nicole, Chris; “Low-Power Equalizer Architectures for High-Speed Modems”; Oct. 1998; pp. 118-126.
Baird et al; “A Mixed Sample 120M s PRML Solution for DVD Systems”, 1999.
Baker, “An Adaptive Cable Equalizer for Serial Digital Rates to 400Mb/s”, 1996.
Banu et al; “A BiCMOS Double-Low-IF Receiver for GSM”, 1997, pp. 521-524.
Bertolaccini, Mario et al; “A Precision Baseline Offset and Drift Corrector for Low-Frequency Applications”, IEEE Transactions on Instrumentation and Measurement, vol. IM-34, No. 3, Sep. 1985, pp. 405-412.
Chan et al; A 100 Mb/s CMOS 100Base-T4 Fast Ethernet Transceiver for Category 3, 4 and 5 UTP, 1998.
Chang et al; “A CMOS Channel-Select Filter for a Direct-Conversion Wireless Receiver”, 1996, pp. 62-63.
Chang et al; Large Suspended Inductors on Silicon and Their Use in a 1-μm CMOS RF Amplifier, May 1993, pp. 246-248.
Chien, “Delay Based Monolithic CMOS Frequency Synthesizer for Portable Wireless Applications”, May 20, 1998.
Chien, “Low-Noise Local Oscillator Design Techniques using DLL-based Frequency Multiplier for Wireless Applications”, 2000.
Chien, “Monolithic CMOS Frequency Synthesizer for Cellular Appliations”; Mar. 12-13, 1997.
Chin et al; “A 10-b 125 MHz CMOS digital-to-analog (DAC) with threshold-voltage compensated current sources”, Nov. 1994, pp. 1374-1380.
Cho et al; “A Single-Chip CMOS Direct Conversion Transceiver for 900 MHz Spread-Spectrum Digital Cordless Telephones”; 1999, pp. 228-229, 464.
Craninckx et al: “A 1.8-GHz Low-Phase-Noise CMOS VCO Using Optimized Hollow Spiral Inductors”; 1997, pp. 736-744.
Craninckx et al; “A 1.8-GHz Low-Phase-Noise Voltage-Controlled Oscillator with Prescaler”; 1995, pp. 1474-1482.
Dally, et al., “Digital Systems Engineering”; 1998; cover and pp. 390-391.
Dally, et al., “High Performance Electrical Signaling”; Jun. 1998.
Dauphinee et al; “SP 23.7: A Balanced 1.5 GHz Voltage Controlled Oscillator with an Integrated LC Resonator”, 1997, pp. 390-391, 491.
Davies; “Digital Generation of Low-Frequency Sine Waves”, Jun. 1969, pp. 97-105.
Dec et al; “MP 4.8: A 1.9 GHz Micromachine-Based Low-Phase-Noise CMOS VCO”; 1999, pp. 80-81, 449.
Dehng, et al., “A Fast Lock Mixed Mode DLL Using a s-B SAR Algorithm”; Oct. 2001.
Dehng, et al., “Clock-Deskaw Buffer Using a SAR-Controlled Delay-Locked Loop”; Aug. 2000.
Dolle, “A Dynamic Line-Termiantion Circuit for Multireceiver Nets”, Dec. 1993, pp. 1370-1373.
DP83220 CDL “Twisted Pair FDDI Transceiver Device”, Oct. 1992.
Dunning, Jim, “An All-Digital Phase-Locked Loop with 50-Cycle Lock Time Suitable for High-Performance Microprocessors”, IEEE Journal of Solid-State Circuits, vol. 30, No. 4, Apr. 1995, pp. 412-422.
Efendovich et al; “Multifrequency Zero-Jitter Delay-Locked Loop”, Jan. 1994, 67-70.
Eto et al; “A 333 MHz, 20mW, 18ps Resolution Digital DLL using Current-controlled Delay with Parallel Variables Resistor DAC (PVR-DAC)”; Aug. 28-30, 2000, pp. 349-350.
Everitt et al; “A 10/100Mb/s CMOS Ethernet Transceiver for 10BaseT, 10BaseTX and 100BaseFX”, 1998.
Everitt, James et al; “A CMOS Transceiver for 10-Mb/s and 100-Mb/s Ethernet”, IEEE Journal of Solid-State Circuits, vol. 33, No. 12, Dec. 1998, pp. 2169-2177.
Falconer; “Echo Cancellation in Two Wire Full Duplex With Estimation of Far-End Data Components”; Aug. 13, 1985.
Farjad-rad, et al., “4.5 A 0.2-2GHz 12mW Multiplying DLL for Low-Jitter Clock Synthesis in Highly Integrated Data Communication Chip”; 2002.
Fournier et al; “A 130-MHz 8-b CMOS video DAC for HDTV applications”; Jul. 1991, pp. 1073-1077.
Fuad Surial Atiya et al; “An Operational Amplifier Circulator Based on the Weighted Summer”, Jun. 1975.
Gabara; “On-Chip Terminating Registers for High Speed ECL-CMOS Interfaces”, 1992, pp. 292-295.
Gardner, “Charge-Pump Phase-Lock Loops”, Nov. 1980, pp. 1849-1858.
Garlepp et al; “A Portable Digital DLL Architecture for CMOS Interface Circuits”, 1998 Symposium on VLSI Circuits Digest of Technical Papers, pp. 214-215.
Gawargy; “Electronic Hybrid Circuit”; Oct. 31, 1989.
Gharpurey et al; Modeling and Analysis of Substrate Coupling in Integrated Circuits, Mar. 1996, pp. 344-353.
Gigabit Ethernet Alliance; “Gigabit Ethernet 1000Base-T”, copyright 1997.
Goldberg, Gigabit Ethernet PHY Chip Sets LAN Speed Record for Copper Story; Nov. 16, 1998; 6 pages.
Gotoh, et al., “All-Digital Multi-Phase Delay Locked Loop for Internal Timing Generation in Embedded and/or High-Speed DRAMS”; Jun. 1997.
Gray, et al. “Analysis and Design of Analog Integrated Circuit”, Fourth Edition; Mar. 2001, pp. 217-221.
Gray et al; “Analysis and Design of Analog Integrated Circuits”, 1997.
Gray et al; “Future Directions in Silicon ICs for RF Personal Communications”, 1995, pp. 83-90.
H4000 Digital Ethernet Transceiver Technical Manual, Distributed Systems, Chapter 3, pp. 3-1 to 3-11, copyright 1982 by Digital Equipment Corporation.
Hajimiri et al; “Phase Noise in Multi-Gigahertz CMOS Ring Oscillators”, 1998, 49-52.
Hamasaki et al; “A 3-V, 22-mV Multibit Current Mode ΣΔ DAC with 100 dB Dynamic Range”; Dec. 1996, pp. 1888-1894.
Harald et al; “Design of a 10-bit 100 MSamples/s BiCMOS D/A Converter”, 1996, pp. 730-733.
He et al; “A DSP Receiver for 1000 Base-T PHY”, 2001.
Hellums et al.. “An ADSI Integrated Active Hybrid Circuits”; Sep. 2003.
Hellwarth, et al., “Digital to analog converter having Common-mode Isolation and Differential Output”; Jul. 1972.
Henriques et al; “A CMOS Steering-Current Multiplying Digital-to-Analog Converter”; 1995, pp. 145-155.
Hester et al; “CODEC for Echo-Canceling Full-Rate ADSL Modems”; Dec. 1999.
Horowitz et al; “High-Speed Electrical Signaling: Overview and Limitations”, 1998, p. 12-24.
Hu et al; “A Monolithic 480 Mb/s Parallel AGC/Decision/Clock-Recovery Circuit in 1.2-μm CMOS”; Dec. 1993, pp. 1314-1320.
Hung et al; “A 1.24-GHz Monolithic CMOS VCO with Phase Noise of 137 dBc/Hz at a 3-MHz Offset”; 1999, pp. 111-113.
IEEE Standards 802.3: Part 3 Carrier Sense Multiple Access with Collision Detection (CSMA/CD) Access Method and Physical Detection; Mar. 8, 2002, pp. 1-1538.
Intersil, HC-5509B ITU CO/Loop Carrier SLIC, Aug. 2003.
Ivan Jorgensen et al; “Design of a 10-bit 100 MSamples/s BICMOS D/A Converter”, 1996, pp. 730-733.
Jansen et al; SP 23.8: Silicon Bipolar VCO Family for 1.1 to 2.2 GHz with Fully-Integrated Tank and Tuning Circuits, Feb. 8, 1997, 392-393, 492.
Johns et al; “Integrated Circuits for Data Transmission Over Twisted Pair Channels”, Mar. 1997, pp. 398-406.
Johnson, et al., “THAM 11.2: A Variable Delay Line Phase Locked Loop for CPU-Coprocessor Synchronization”; Feb. 1998.
Kelly, N. Patrick et al; “WA 18.5—A Mixed-Signal DFE/FFE Receiver for 100Base-TX Applications”, ISSCC 2000/Session 18/Wireline Communications/Paper WA 18.5, 2000 IEEE International Solid-State Circuits Conference, pp. 310-311.
Kim et al; “A 30-MHz Hybrid Analog/Digital Clock Recovery Circuit in 2-μm CMOS”, 1990, pp. 1385-1394.
Kim, et al., “A Low-Power Small-Area 7.28-ps-Jitter-1-GHz DLL Based Clock Generator”; Nov. 2002.
Kim et al., “PLL/DLL System Noise Analysis for Low Jitter Clock Synthesizer Design”; Jun. 1994; pp. 31-34.
Kinget, FP 14.7: A Fully Integrated 2.7V 0.35μm CMOS VCO for 5 GHz Wireless Applications, Feb. 5, 1998.
Knight, Jr. et al; A Self-Terminating Low-Voltage Swing CMOS Output Driver, 1988, 457-464.
Koullias et al; “TP 9.2: A 900 MHz Transceiver Chip Set for Dual-Mode Cellular Radio Mobile Terminals”, 1993, pp. 140-141, 278.
Lam et al; “WP 23.6: A 2.6 GHz/5.2 GHz CMOS Voltage-Controlled Oscillator”, 1999, pp. 402-403, 484.
Lee et al; “A 2.5 V CMOS Delay-Locked Loop for an 18 Mbit, 500 Megabytes/s DRAM”; 1994, pp. 1491-1496.
Lee et al; “A 3V 10b 100 MS/s Digital-to-Analog Converter for Cable Modem Applications”, Aug. 28-30, 2000; pp. 203-205.
Lee et al; “A CMOS Serial Link for Fully Duplexed Data Communication”, Apr. 1995.
Lee et al; “A Fully Integrated Low-Noise 1-GHz Frequency Synthesizer Design for Mobile Communication Application”; May 1997, pp. 760-765.
Letham et al; “A high-performance CMOS 70-Mhzpalette/DAC”, Dec. 1987, pp. 1041-1047.
Liberali et al; “Progress in High-Speed and High-Resolution CMOS Data Converters”, Sep. 12-14, 1995, pp. 19-28.
Lin et al., “A 10-b, 500-Msample/s CMOS DAC in 0.6mm2”; Dec. 1998.
Lin et al. “A Register-Controller Symmetrical DLL for Double-Data-Rate DRAM”; Apr. 1999.
Lin et al; “TP 12.5: A 1.4 GHz Differential Low-Noise CMOS Frequency Synthesizer using a Wideband PLL Architecture”; 2000, pp. 204-205, 458.
Linear Technology, High Speed Modem Solutions, InfoCard 20; Linear Technology Corp.; 1997.
Linear Technology, LT1355/LT1356, Dual and Quad 12 MHz, 400V/us Op Amps; Linear Technoloov Corp.; pp. 1-16; 1997.
Linear Technology, LT1358/LT1359, Dual and Quad 25 MHz, 600V/us Op Amps; Linear Technology Corp.; pp. 1-12; 1997.
Linear Technology, LT1361/LT1362, Dual and Quad 50 MHz, 800V/us Op Amps; Linear Technology Corp.; pp. 1-12; 1997.
Linear Technology, LT1364/LT1365, Dual and Quad 70MHz, 1000V/us Op Amps; Linear Technoloov Corp.; pp. 1-12; 1997.
Linear Technology, LT1813/LT1814, Dual/Quad 3mA, 100 MHz, 750V/us Operational Amplifiers, Linear Technology Corp.; pp. 1-16; 1997.
Liu et al; “WP 23.7: A 6.5 GHz Monolithic CMOS Voltage-Controlled Oscillator”, 1999, pp. 404-405, 484.
Maneatis, John G., FA 8.1: Low-Jitter Process-Independent DLL and PLL Based on Self-Biased Techniques, Nov. 1996, 1723-1732.
Mano, “Digital Logic and Computer Design”; 1979.
Marshall et al; “TA 8.7: A 2.7V GSM Transceiver ICs with On-Chip Filtering”, 1995.
Miki et al; “An 80-MHz 8-bit CMOS D/A Converter”, Dec. 1986, pp. 983-988.
Millman, et al., “Pulse, Digital, and Switching Waveforms”; 1965; pp. 674-675.
Moon, Yongsam et al; “An All-Analog Multiphase Delay-Locked Loop Using a Replica Delay Line for Wide-Range Operation and Low-Jitter Performance”, IEEE Journal of Solid-State Circuits, vol. 35, No. 3, Mar. 2000, pp. 377-384.
Mueller, K.H.; “Combining Echo Cancellation and Decision Feedback Equalization”, The Bell System Technical Journal, vol. 58, No. 2, Feb. 1979, pp. 491-500.
Munshi, et al. “Adaptive Impedance Matching”; Jun. 1994, pp. 69-72.
Myson Technology; “MTD214—Ethernet Encoder/Decoder and 10BaseT Transceiver with Built-in Waveform Shaper”; 1997, pp. 1-11.
Myson Technology; “MTD972 (Preliminary) 100BaseTX PCS/PMA”, 1997, pp. 1-21.
Nack et al; “A Constant Slew Rate Ethernet Line Driver”, May 2001.
Nakamura et al; “A 10-b 70-MS/s CMOS D/A/ converter”, Apr. 1991, pp. 637-642.
Narayanan et al; “Doppler Estimation Using a Coherent Ultrawide-Band Random Noise Radar”, Jun. 2000.
Nguyen et al; “Si IC-Compatible Inductors and LC Passive Filters”, Aug. 1990, pp. 1028-1031.
Niknejad et al; “Analysis and Optimation of Monolithic Inductors and Transformers for RF ICs”, 1997, pp. 375-378.
Niknejad et al; “Analysis, Design, and Optimization of Spiral Inductors and Transformers for Si RF IC's”, Oct. 1998, pp. 1470-1481.
Niknejad et al; Numerically Stable Green Function for Modeling and Analysis of Substrate Coupling in Integrated Circuits, Apr. 1998, 305-315.
Parameswaran et al; “A New Approach for the Fabrication of Micromechanical Structures”, Dec. 6, 1998, pp. 289-307.
Park et al; “A Low-Noise, 900 MHz VCO in 0.6μm CMOS”; May 1999, pp. 586-591.
Parker et al; “A Low-Noise 1.6-GHz CMOS PLL with On-Chip Loop Filter”; 1997, pp. 407, 409-410.
Phillips, The HC-5502X14X Telephone Subscriber Line Interface Circuits (SLIC), Jan. 1997.
Radke et al; “A 14-Bit Current-Mode ΣΔ DAC Based Upon Rotated Data Weighted Averaging”; Aug. 2000, pp. 1074-1084.
Rao, Sailesh; Short Course: Local Area Networks, International Solid State Circuits Conference; Sailesh Rao; Outline Implementing Gigabit Ethernet Over Cat-5 Twisted-Pair Cabling; Jack Kenny; Signal Processing and Detection in Gigabit Ethernet; 1999; 3 pages.
Razavi, “Principles of Data Conversion System Design”; Dec. 1994.
Razavi; “SP 23.6: A 1.8 GHz CMOS Voltage-Controlled Oscillator”; 1997, pp. 388-389.
Regan, “ADSL Line Driver/Receiver Design Guide”, Part 1, Feb. 2000.
Reynolds, “A 320 MHz CMOS triple 8b DAC with on-chip PLL and hardware cursor”, Feb. 1994, pp. 50-51.
Rofougaran et al; “SP 24.6: A 900 MHz CMOS LC-Oscillator with Quadrature Outputs”, 1996.
Roo et al; “A CMOS Transceiver Analog Front-end for Gigabit Ethernet over Cat-5 Cables”, 2001.
Rudell et al; “A 1.9-GHz Wide-Band IF Double Conversion CMOS Receiver for Cordless Telephone Applications”, 1997, pp. 2071-2088.
Rudell et al; Recent Developments in High Integration Multi-Standard CMOS Transceivers for Personal Communcation Systems, 1998, 149-154.
Rudell et al; “SA 18.3: A 1.9 GHz Wide-band IF Double Conversion CMOS Integrated Receiver for Cordless Telephone Applications”, 1997, pp. 304-305, 476.
Sato et al; “SP 21.2: A 1.9 GHz Single-Chip IF Transceiver for Digital Cordless Phones”, Feb. 10, 1996.
Sedra et al, “Microelectronic Circuits”, 3rd Edition, 1991.
Sedra et al; “Micro-Electronic Circuits”, 1982, pp. 95-97 and 243-247.
Sedra et al; “Microelectronic Circuits”, Third Edition, 1991, pp. 48-115.
Sedra et al; “Microelectronic Circuits”, Third Edition, 1991, pp. 86-92.
Sedra et al; “Microelectronic Circuits,” Third Edition, Chapter 2: Operational Amplifiers, Section 2.4; pp. 61-63, 1991.
Shoael et al; “A 3V Low Power 0.25Ξm CMOS 100Mb/s Receiver for Fast Ethernet”, 2000.
Shoval et al; A 100 Mb/s BiCMOS Adaptive Pulse-Shaping Filter, Dec. 1995, 1692-1702.
Shoval et al; “A CMOS Mixed-Signal 100Mb/s Receive Architecture for Fast Ethernet”, 1999.
Shoval et al; “WA 18.7—A Combined 10/125 Mbaud Twisted-Pair Line Driver with Programmable Performance/Power Features,” 2000, pp. 314-315.
Shui et al; “Mismatch Shaping for a Current-Mode Multibit Delta-Sigma DAC”, Mar. 1999; pp. 331-338.
Song et al; “FP 12.1: NRZ Timing Recovery Technique for Band-Limited Channels” (Slide Supplement), 1996.
Song et al; FP 12.1: NRZ Timing Recovery Technique for Band-Limited channels, 1996.
Song, “Dual Mode Transmitter with Adaptively Controlled Slew Rate and Impedance Supporting Wide Range Data Rates,” 2001.
Song, Bang-Sup et al; “FP 12.1: NRZ Timing Recovery Technique for Band-Limited Channels”, ISSCC 96/Session 12/Serial Data Communications/Paper FP 12.1, 1996 IEEE International Solid State Conference, pp. 194-196.
Senntag, et al., “FAM: 11.5: A Monolithic CMOS 10MHz DPLL for Burse-Mode”; 1990.
Soyuer et al; “A Monolithic 2.3-Gb/s 100-mW Clock and Data Recovery Circuit in Silicon Bipolar Technology”, Dec. 1993, pp. 1310-1313.
Stephens, “Active Output Impedance for ADLS Line Drivers”, Nov. 2002.
Stonick et al; An Adaptive PAM-4 5-Gb/s Backplane Transceiver in 0.25-um CMOS; IEEE Journal of Solid-State Circuits, vol. 38, No. 3, Mar. 2003; pp. 436-443.
Su et al; “A CMOS OVersampling D/A Converter with a Current-Mode Semidigital Reconstruction Filter”, Dec. 1993, pp. 1224-1233.
Su et al; “Experimental Results and Modeling Techniques for Substrate Noise in Mixed-Signal Integrated Circuits”, Apr. 1993, pp. 420-430.
Takakura et al; “A 10 bit 80 MHz glitchless CMOS D/A/ converter”, May 1991, pp. 26.5.1-26.5.4.
Techdictionary.com definition of decoder, Link: http://www.techdictionary.com; As of Jul. 17, 2008; 1 page.
Tham, Joo Leong et al; “A 2.7-V 900 MHz/1.9-GHz Dual-Band Transceiver IC for Digital Wireless Communication”, 1999, pp. 286-291.
The Authoritative Dictionary of IEEE Standards Stems 7th Edition; Dec. 2000; p. 280.
The Electrical Engineering Handbook, Chapter 31, “D/A and A/D Converters”, Richard C. Dorf, editor, CRC Press, 1993.
Tsutomu Kamoto; “An 8-bit 2-ns Monolithic DAC”, Feb. 1988.
Uda, et al., “125Mbit/s Fiber Optic Transmitter/Receiver with Duplex Connector”; Fiber Optic Communications Development Div., NEC Corp., NEC Engineering, Ltd., With English Language Translation; 1988.
University of Pennsylvania CSE Digital Logic Lab re decoders. Link: htto:/www.cse.dmu.ac.uk/˜sexton/WWW/Pages/cs2.html; As of Jul. 17, 2008: 3 pages.
Van de Plassche, Integrated Analog-to-Digital and Digital-to-Analog Converters; 1994; Chapter 6, pp. 211-271.
Van der Plas et al; “A 14-Bit Intrinsic Accuracy Q2 Random Walk CMOS DAC”, Dec. 1999, pp. 1708-1718.
Waizman; “FA 18.5: A Delay Line Loop for Frequency Synthesis of De-Skewed Clock”; Feb. 18, 1994, pp. 298-299.
Walker et al; A Two Chip 1.5 GBd Serial Link Interface, Dec. 1992.
Wang et al; A 1.2 GHz programmable DLL-Based Frequency Multiplier for Wireless Applications; Dec. 2004.
Wang et al; “WP 23.8: A 9.8 GHz Back-Gate Tuned VCO in 0.35 um CMOS”, 1999, pp. 406-407, 484.
Wang, HongMo; “WP 23.8: A 9.8 GHz Back-Gate Tuned VCO in 0.35μm CMOS”, ISSCC99, Session 23, Paper WP 23.8 1999 IEEE International Solid-State Circuits Conference, pp. 406-407, 484.
Weaver, Jr.; “A Third Method of Generation and Detection of Single-Sideband Signals”, Dec. 1956, pp. 1703-1705.
Weigandt, et al., “Analysis of Timing Jitters in CMOS Ring Oscillators.” 1994; pp. 27-30.
Wikner et al; “Modeling of CMOS Digital-to Analog Converters for Telecommunication”; May 1999, pp. 489-499.
Wu et al; “A low glitch 10-bit 75 MHz CMOS video D/A converter”, Jan. 1995, pp. 68-72.
Yamaguchi, et al.; “400 Mbit/s Submarine Optical Repeater Using Integrated Circuits”; Fujitsu Laboratories Ltd. With English Language Translation; 1988.
Yee et al; “An Integratable 1-2.5 Gbps Low Jitter CMOS Transceiver with Built in Self Test Capability”, 1999.
Young et al; “A Low-Noise RF Voltage-Controlled Oscillator Using On-Chip High-Q Three-Dimensional Coil Inductor and Micromachined Variable Capacitor”; Jun. 8-11, 1998, pp. 128-131.
Young et al; “A Micromachined Variable Capacitor for Monolithic Low-Noise VCOS”; 1996, pp. 86-89.
Young et al; “Monolithic High-Performance three-Dimensional Coil Inductors for Wireless Communications”, 1997.
Continuations (2)
Number Date Country
Parent 12581415 Oct 2009 US
Child 13279873 US
Parent 09920240 Aug 2001 US
Child 12581415 US
Continuation in Parts (1)
Number Date Country
Parent 09629092 Jul 2000 US
Child 09920240 US