Number | Name | Date | Kind |
---|---|---|---|
5809283 | Vaidyanathan et al. | Sep 1998 | A |
5991533 | Sano et al. | Nov 1999 | A |
6389586 | McElvain | May 2002 | B1 |
6421251 | Lin | Jul 2002 | B1 |
6305009 | Goor | Oct 2002 | B1 |
Entry |
---|
Kadrovach et al, “Hardware Simulation Eith Software Modeling for Enhanced Architecure Performance Analysis,” IEEE, 1998, pp. 454-461.* |
Hartley et al, “A Synthesis, Test and Debug Environment for Rapid Prototyping of DSP Designs,” IEEE, 1991, pp. 205-214.* |
Vranken et al, “Debug Facilities in the Trimedia CPU64 Architecture,” IEEE, May 1999, pp. 1-6.* |
Vermeulen et al, “Silicon Debug of a Co-Processor Array for Video Applications,” IEEE, Nov. 2000, pp. 47-52. |