The present disclosure is generally related to channel estimation.
Advances in technology have resulted in smaller and more powerful computing devices. For example, there currently exist a variety of portable personal computing devices, including wireless telephones such as mobile and smart phones, tablets and laptop computers that are small, lightweight, and easily carried by users. These devices can communicate voice and data packets over wireless networks. Further, many such devices incorporate additional functionality such as a digital still camera, a digital video camera, a digital recorder, and an audio file player. Also, such devices can process executable instructions, including software applications, such as a web browser application, that can be used to access the Internet. As such, these devices can include significant computing capabilities.
These devices may include a receiver that receives a signal that is transmitted over a channel. The received signal may include amplitude and/or phase distortions. The devices may equalize the signal using a channel estimation. The channel estimation may be inaccurate. For example, the devices may determine a channel estimation based on a training sequence in a power boosted portion of the signal (e.g., based on a preamble of the signal). The channel estimation based on the power boosted portion of the signal may be used to equalize a portion of the signal that is not power boosted (e.g., a data portion of the signal). Using a channel estimation that is determined based on the power boosted portion of the signal to equalize a portion of the signal that is not power boosted may insufficiently or incorrectly equalize the portion of the signal that is not power boosted, resulting in bit errors during demapping/demodulation of the equalized signals.
In a particular aspect, a receiver includes power difference estimation circuitry configured to estimate a power difference between a first power associated with a first field of a packet and a second power associated with a second field of the packet. The receiver additionally includes channel estimation circuitry configured to determine a second channel estimation of a channel associated with propagation of the packet based on the power difference.
In a particular aspect, a method includes receiving a packet via a wireless signal. The method further includes determining a first power associated with a first field of a packet. The method further includes determining a second power associated with a second field of the packet. The method further includes determining a power difference between the first power and the second power. The method further includes determining a second channel estimation associated with the wireless signal based on the power difference. The method further includes decoding at least a portion of the packet based on the second channel estimation.
In a particular aspect, an apparatus includes means for receiving a packet via a wireless signal. The apparatus includes means for estimating a first power associated with a first field of the packet and a second power associated with a second field of the packet. The apparatus additionally includes means for determining a second channel estimation of a channel associated with communication of the packet. The second channel estimation is determined based on a first channel estimation of the channel, the first power, and the second power.
In a particular aspect, a receiver includes power estimation circuitry configured to estimate a first power of a first field of a packet and a second power of a second field of the packet. The receiver additionally includes channel estimation circuitry configured to determine a second channel estimation of a channel associated with communication of the packet. The second channel estimation is determined based on a first channel estimation of the channel, the first power, and the second power.
In a particular aspect, a method includes receiving a packet via a wireless signal. The method additionally includes determining a first power associated with a first field of a packet. The method additionally includes determining a second power associated with a second field of the packet. The method additionally includes determining a second channel estimation associated with communication of the wireless signal. The second channel estimation is based on the first power, the second power, and a first channel estimation associated with communication of the wireless signal. The method additionally includes decoding at least a portion of the packet based on the second channel estimation.
In a particular aspect, a non-transitory, computer readable medium stores instructions that, when executed by the processor, cause the processor to receive a packet via a wireless signal. The instructions cause the processor to determine a first power associated with a first field of the packet. The instructions cause the processor to determine a second power associated with a second field of the packet. The instructions cause the processor to determine a second channel estimation associated with communication of the wireless signal. The second channel estimation is determined based on the first power, the second power, and a first channel estimation associated with communication of the wireless signal. The instructions further cause the processor to decode at least a portion of the packet based on the second channel estimation.
Other aspects, advantages, and features of the present disclosure will become apparent after review of the entire application, including the following sections: Brief Description of the Drawings, Detailed Description, and the Claims.
Particular implementations of the present disclosure are described below with reference to the drawings. In the description, common features are designated by common reference numbers throughout the drawings. As used herein, an ordinal term (e.g., “first,” “second,” “third,” etc.) used to modify an element, such as a structure, a component, an operation, etc., does not by itself indicate any priority or order of the element with respect to another element, but rather merely distinguishes the element from another element having a same name (but for use of the ordinal term).
As used herein, various terminology is for the purpose of describing particular implementations only and is not intended to be limiting of implementations. For example, the singular forms “a,” “an,” and “the” are intended to include the plural forms as well, unless the context clearly indicates otherwise. It may be further understood that the terms “comprises” and “comprising” may be used interchangeably with “includes” or “including.” Additionally, it will be understood that the term “wherein” may be used interchangeably with “where.”
Institute of Electrical and Electronics Engineers (IEEE) 802.11ax, also known as the “High Efficiency WLAN,” is an in-progress industry standard that is expected to use a version (e.g., orthogonal frequency division multiple access) of orthogonal frequency division multiplexing (OFDM), including in indoor and outdoor scenarios that are impacted by interfering signal sources, dense heterogeneous networks, and heavily loaded access points. In some examples, the described techniques may be used in an IEEE 802.11ax compliant wireless network. Alternatively or additionally, the described techniques may be used in a wireless network other than an IEEE 802.11ax compliant wireless network. For example, the described techniques may be used in a wireless network that complies with IEEE 802.11a, IEEE 802.11g, IEEE 802.11n, or IEEE 802.11ac.
In the example illustrated in
To illustrate, in some examples, the transmitter 102 is configured to transmit the signal 105 according to an IEEE 802.11ax specification in which at least a portion of a preamble of the packet 103 is power boosted and at least a portion of a data payload of the packet 103 is not power boosted. In these examples, the packet 103 may be an IEEE 802.11ax compliant packet that includes a power-boosted legacy-short training field (L-STF), a power-boosted legacy-long training field (L-LTF), a power-boosted high efficiency short training field (HE-STF), a power-boosted high efficiency long training field (HE-LTF), a non-power-boosted legacy signal field (L-SIG), a non-power-boosted high efficiency signal field (HE-SIG-A), and a non-power-boosted high efficiency data field (HE-Data). In these examples, the first field 162 may correspond to the L-LTF field, the second field 164 may correspond to the L-SIG field, the third field 166 may correspond to the HE-LTF field, and the fourth field 168 may correspond to the HE-Data field.
Alternatively, the transmitter 102 may be configured to transmit the signal 105 according to a protocol/standard/specification other than the IEEE 802.11ax specification. For example, the transmitter 102 may be configured to transmit the signal 105 according to an IEEE 802.11ac specification in which a portion of a preamble of the packet 103 is power boosted and at least a portion of a data payload of the packet 103 is not power boosted. In these examples, the packet 103 may correspond to an 802.11ac packet that includes a power-boosted legacy-short training field (L-STF), a power-boosted legacy-long training field (L-LTF), a power-boosted very high throughput short training field (VHT-STF), a power-boosted very high throughput long training field (VHT-LTF), a non-power-boosted legacy signal field (L-SIG), a non-power-boosted very high throughput signal field (VHT-SIG-A), and a non-power-boosted data field (Data). In these examples, the first field 162 may correspond to the L-LTF field, the second field 164 may correspond to the L-SIG field, the third field 166 may correspond to the VHT-LTF field, and the fourth field 168 may correspond to the Data field.
The receiver 104 is configured to receive a signal (e.g., a received signal) 107 corresponding to the signal 105. The receiver 104 may include processing circuitry 150 configured to process the signal 107. For example, the system 100 may correspond to an OFDM system, and the processing circuitry 150 may downconvert the signal 107 to baseband, may analog-to-digital convert the signal 107, may remove a cyclic prefix from the signal 107, and/or may serial to parallel convert the signal 107 to organize and convert the signal 107 into a parallel signal for further processing. The parallel signal may be provided to transform circuitry 108 (e.g., a fast Fourier transform processor), which may convert the parallel signal into a frequency domain signal 109 (e.g., Yi,k). The frequency domain signal 109 (e.g., including an OFDM symbol) may be corrupted (relative to the signal 105) by the channel 106, which may introduce amplitude and phase distortion to samples from each of the subcarrier frequencies.
The frequency domain signal 109 may be provided to a tone power estimation engine 110 (e.g., tone power estimation circuitry). The tone power estimation engine 110 is configured to determine a first power 112 associated with the first field 162 of the packet 103 and to determine a second power 114 associated with the second field 164 of the packet 103. The first power 112 may correspond to or be based on a first average of tone powers of tones in (or corresponding to) the first field 162 of the packet 103, and the second power 114 may correspond to or be based on a second average of second tone powers of tones in (or corresponding to) the second field 164 of the packet 103. In some implementations, the tone power estimation engine 110 is further configured to determine a third power associated with the third field 166 of the packet 103 and a fourth power associated with the fourth field 168 of the packet 103.
To illustrate, when the packet 103 is an 802.11ax or an 802.11ac compliant packet, the tone power estimation engine 110 may be configured to determine a power for each of the tones in the L-LTF field, and may be configured to determine an average of the powers of the tones of the L-LTF field. In this example, the determined averages of the tone powers of the L-LTF field may correspond to the first power 112. In this example, the tone power estimation engine 110 may be configured to determine a power for each of the tones in the L-SIG field, and may be configured to determine an average of the tone powers of the L-SIG field. In this example, the determined averages of the tone powers of the L-SIG field may correspond to the second power 114. In some implementations, averages of the tone powers of the HE-LTF field (or the VHT-LTF field) and averages of the tone powers of the HE-SIG-A field (or the HE data field, the VHT-SIG-A field, or the Data field) correspond to the third power and the fourth power, respectively.
The receiver 104 is configured to determine a channel estimation adjustment factor 118 (e.g., a power difference) that is used to adjust or scale a first channel estimation 122. The channel estimation adjustment factor 118 (e.g., the power difference) may correspond to a quantified representation of a magnitude or degree by which the first power 112 differs from the second power 114. The receiver 104 may be configured to determine the channel estimation adjustment factor 118 (e.g., to determine the power difference) by determining a ratio of the first power 112 and the second power 114 or by subtracting the second power 114 from the first power 112. For example, the receiver 104 may include a channel estimation adjustment factor determination engine 116 (e.g., channel estimation adjustment factor determination circuitry or power difference estimation circuitry) configured to determine the power difference between the first power 112 and the second power 114. In some examples, the channel estimation adjustment factor determination engine 116 (e.g., the power difference estimation circuitry) is configured to determine the channel estimation adjustment factor 118 (e.g., the power difference) by determining a ratio of the first power 112 and the second power 114. To illustrate, when the packet 103 is an 802.11ax compliant packet or an IEEE 802.11ac compliant packet, the receiver 104 may determine the channel estimation adjustment factor 118 (F) based on Equation 1, where PLLTF corresponds to the average of the tone powers of the L-LTF field and PLSIG corresponds to the average of the tone powers of the L-SIG field.
In some implementations, the channel estimation adjustment factor determination engine 116 is configured to determine the channel estimation adjustment factor 118 based on two power comparisons. To illustrate, the channel estimation adjustment factor determination engine 116 may determine a first channel estimation adjustment factor based on the first power 112 and based on the second power 114, and the channel estimation adjustment factor determination engine 116 may determine a second channel estimation factor based on the third power and based on the fourth power. For example, the first channel adjustment factor may be based on a ratio of (or a difference between) the first power 112 and the second power 114, and the second channel adjustment factor may be based on a ratio of (or a difference between) the third power and the fourth power. In a particular implementation, the first channel adjustment factor is based on powers of L-LTF and L-SIG fields, and the second channel adjustment factor is based on powers of HE-LTF and HE-SIG-A (or HE-Data) fields. In another particular implementation, the first channel estimation adjustment factor is based on powers of L-LTF and L-SIG fields, and the second channel adjustment factor is based on power of VHT-LTF and VHT-SIG-A (or Data) fields. The channel estimation adjustment factor determination engine 116 may determine the channel estimation adjustment factor 118 based on the first channel estimation adjustment factor and the second channel estimation adjustment factor. In a particular implementation, the channel estimation adjustment factor 118 is an average of the first channel estimation adjustment factor and the second channel estimation adjustment factor.
The channel estimation adjustment factor 118 (e.g., the power difference) may thus represent a quantitative relation between different powers used to transmit different fields of the packet 103. As described in more detail below, the quantitative relation represented by the channel estimation adjustment factor 118 (e.g., the power difference) is used to adjust or scale the first channel estimation 122.
The frequency domain signal 109 Yi,k may be provided to a first channel estimation engine 120 (e.g., first channel estimation circuitry) that is configured to determine the first channel estimation 122. In the OFDM example used above, the first channel estimation 122 (e.g., Hi,kest) may correspond to an estimate of the channel impulse response Hi,k as in Equation 2, where Ni,k corresponds to noise.
Y
i,k
=X
i,k
H
i,k
+N
i,k Equation 2
The first channel estimation engine 120 may determine the first channel estimation 122 based on a set of pilot tone locations or on another signal that has predictable characteristics such as known bits and subcarrier locations. For example, when the packet 103 is an 802.11ax compliant packet, the first channel estimation engine 120 may determine the first channel estimation 122 based on the pilot tones in the HE-LTF field of the packet 103. As another example, when the packet 103 is an 802.11ac compliant packet, the first channel estimation engine 120 may determine the first channel estimation 122 based on the VHT-LTF field of the packet 103. In some examples, the first channel estimation engine 120 may employ a least square technique or a minimum mean square error technique to determine the first channel estimation 122.
The receiver 104 may be configured to determine the second channel estimation 126 that represents or is associated with communication of the packet 103 by scaling the first channel estimation 122 based on the channel estimation adjustment factor 118 (e.g., based on the power difference). To illustrate, the receiver 104 may include second channel estimation circuitry 124 that is configured to receive the first channel estimation 122 and the channel estimation adjustment factor 118 (e.g., the power difference), and that is configured to scale the first channel estimation 122 by the channel estimation adjustment factor 118 or by a value based on the channel estimation adjustment factor 118. For example, the first channel estimation 122 may correspond to Hi,kest, and the second channel estimation circuitry 124 may divide the first channel estimation 122 by a square root of the channel estimation adjustment factor 118 (e.g., F) to determine the second channel estimation Hi,kest_scaled according to Equation 3.
Because the second channel estimation 126 is determined using a channel adjustment factor that is based on a quantitative relation of a power used to transmit a field that is power boosted and a power used to transmit a field that is not power boosted, the second channel estimation 126 may compensate for differences in power between the power boosted and non-power boosted fields, resulting in a more accurate channel estimation when power boosting is used (e.g., as in a IEEE 802.11ax compliant packet using a high-efficiency single-user physical layer convergence procedure (PLCP) protocol data unit (PPDU) format).
The receiver 104 includes an equalizer 128 configured to correct the amplitude and phase distortion of the signal 107 using equalizer coefficients that are determined for each subcarrier using equalizer coefficients Wi,k that are based on the second channel estimation 126. For example, the equalizer coefficients may be a function of the second channel estimation 126 as in Equation 4.
In some examples, the equalizer 128 is configured to determine an estimated equalized signal 111 using the equalizer coefficients determined based on the second channel estimation 126. For example, the equalizer 128 may determine the estimated equalized signal 111X according to Equation 5, where Xi,kest corresponds to the estimated equalized signal 111, Yi,k corresponds to the frequency domain signal 109, and Wi,k corresponds to equalizer coefficients.
X
i,k
est
=Y
i,k
×W
i,k Equation 5
In some examples, as described above, the signal 105 may include a power boosted portion and a non-power boosted portion. For example, the non-power boosted portion may include a quadrature amplitude modulation (QAM) modulated data field (e.g., the fourth field 168).
The receiver 104 may include a QAM demapper 130 that maps the estimated equalized signal 111 to QAM constellation points to determine bit values of the packet 103. Because the equalized signal 111 is determined using an adjustment factor that compensates for different transmit powers used for different fields of the packet 103, the QAM demapper 130 may provide more accurate bit values than demappers that demap an equalized signal 111 based on a first channel estimation that does not compensate for the different transmit powers.
The receiver 104 may additionally include a classification engine 172 (e.g., classification circuitry) configured to classify the packet 103 as a power-boosted packet or a non-power boosted packet. In some examples, the classification engine 172 is configured to classify the packet 103 based on whether the channel estimation adjustment factor 118 (e.g., the power difference between the first power 112 and the second power 114) satisfies a threshold 174. For example, the threshold 174 may correspond to 2 decibels (dB) and the classification engine 172 may classify the packet 103 as a power-boosted packet when the channel estimation adjustment factor 118 is equal to or greater than 2 dB. Using the classification engine 172 to classify the packet 103 as power boosted or not power boosted may enable the receiver 104 to determine whether the packet 103 is power boosted sooner than receivers that determine whether the packet 103 is power boosted based on a field that is subsequent to the second field 164.
The receiver 104 may include a binary phase shift keying (BPSK) decoder 182 that is configured to process one or more fields of the packet 103 using a first mode when the classification engine 172 classifies the packet 103 as a power-boosted packet, and that is configured to process the one or more fields of the packet 103 using a second mode when the classification engine 172 classifies the packet 103 as a non-power-boosted packet.
For example, when the packet 103 is an IEEE 802.11ax compliant packet, the BPSK decoder 182 may process the HE-SIG-A field using the first mode when the packet 103 is classified as power boosted, and may process the HE-SIG-A field using the second mode when the packet 103 is classified as non-power boosted. The receiver 104 may be able to determine whether the packet 103 is power boosted or not power boosted before processing the HE-SIG-A field, enabling the receiver 104 (e.g., the BPSK decoder 182) to more reliably process the HE-SIG-A field as compared to receivers that do not determine whether the packet 103 is power boosted prior to processing the HE-SIG-A field.
As another example, as described above, the packet 103 may be compliant with an IEEE specification other than the IEEE 802.11ax specification, such as the IEEE 802.11a specification, the IEEE 802.11g specification, the IEEE 802.11n specification, or the IEEE 802.11ac specification. To illustrate, when the packet 103 is an IEEE 802.11ac compliant packet, the BPSK decoder 182 may process any one or more of the VHT-SIG-A fields of the packet 103 using the first mode when the packet 103 is classified as power boosted. In these examples, the BPSK decoder 182 may process the VHT-SIG-A fields of the packet 103 using the second mode when the packet 103 is classified as non-power boosted. The receiver 104 may be able to determine whether the packet 103 is power boosted or not power boosted before processing the VHT-SIG-A field, enabling the receiver 104 (e.g., the BPSK decoder 182) to more reliably process the VHT-SIG-A field as compared to receivers that do not determine whether the packet 103 is power boosted prior to processing the VHT-SIG-A field.
In some implementations, the packet 103 is transmitted using higher orders of QAM modulation than are typically used. To illustrate, higher orders of QAM modulation are typically harder to decode at a receiver. However, because the receiver 104 is able to decode signals based on a channel estimate that is scaled based on powers of particular fields, the packet 103 may be modulated according to 16-QAM, 32-QAM, 64-QAM, 128-QAM, or 256-QAM techniques.
Referring to
The method 200 includes, at 202, receiving a packet via a wireless signal. For example, the packet may correspond to the packet 103 described above with reference to
The method 200 includes, at 204, determining a first power associated with a first field of the packet. For example, the first field may correspond to the first field 162 described above with reference to
The method 200 includes, at 206, determining a second power associated with a second field of a packet. For example, the second field may correspond to the second field 164 described above with reference to
The method 200 includes, at 208, determining a second channel estimation associated with communication of the wireless signal. The second channel estimation is determined based on the first power, the second power, and a first channel estimation associated with communication of the wireless signal. For example, the second channel estimation may correspond to the second channel estimation 126 described above with reference to
Because the second channel estimation is determined using a channel adjustment factor that is based on a quantitative relation of a power used to transmit a field that is power boosted and a power used to transmit a field that is not power boosted, the second channel estimation 126 may compensate for differences in power between the power boosted and non-power boosted fields, resulting in a more accurate channel estimation when power boosting is used (e.g., as in a IEEE 802.11ax high efficiency single user PPDU format).
The method 200 further includes, at 210, decoding at least a portion of the packet based on the second channel estimation. In some examples, the at least the portion of the packet corresponds to the fourth field 168 of
In some implementations, the method 200 further includes classifying the packet as a power-boosted packet based on a ratio of the first power to the second power. For example, the classification engine 172 described above with reference to
Referring to
The method 300 includes, at 302, receiving a packet via a wireless signal. For example, the packet may correspond to the packet 103 described above with reference to
The method 300 includes, at 304, determining a first power associated with a first field of the packet. For example, the first field may correspond to the first field 162 described above with reference to
The method 300 includes, at 306, determining a second power associated with a second field of a packet. For example, the second field may correspond to the second field 164 described above with reference to
The method 300 includes, at 308, determining a power difference between the first power and the second power. For example, the power difference may correspond to a representation of a magnitude or degree by which the first power differs from the second power. For example, the power difference may correspond to a result of subtracting the second power from the first power. In this example, determining the power difference includes subtracting the second power from the first power. Alternatively, the power difference may correspond to a ratio of the first power and the second power. In this example, determining the power difference includes dividing the first power by the second power as in Equation 1 above. The power difference may be estimated using the power difference estimation circuitry described above with reference to
The method 300 includes, at 310, determining a second channel estimation associated with the wireless signal based on the power difference. For example, the second channel estimation may correspond to the second channel estimation 126 described above with reference to
Because the second channel estimation is determined using the power difference that is based on a quantitative relation of a power used to transmit a field that is power boosted and a power used to transmit a field that is not power boosted, the second channel estimation 126 may compensate for differences in power between the power boosted and non-power boosted fields, resulting in a more accurate channel estimation when power boosting is used (e.g., as in a IEEE 802.11ax high efficiency single user PPDU format).
The method 300 further includes, at 312, decoding at least a portion of the packet based on the second channel estimation. In some examples, the at least the portion of the packet corresponds to the fourth field 168 of
In some implementations, the method 300 further includes classifying the packet as a power-boosted packet based on the power difference. For example, the classification engine 172 described above with reference to
Referring to
In a particular implementation, the processor 410, the display controller 426, the memory 432, the CODEC 434, and the wireless controller 440 are included in a system-in-package or system-on-chip device 422. In a particular implementation, an input device 430 and a power supply 444 are coupled to the system-on-chip device 422. Moreover, in a particular example, as illustrated in
In conjunction with the described embodiments, an apparatus is disclosed that includes means for receiving a packet via a wireless signal. For example, the means for receiving may include or correspond to the receiver 104 of
The apparatus includes means for estimating a first power associated with a first field of the packet and a second power associated with a second field of the packet. The means for estimating may include or correspond to the tone power estimation engine 110 of
The apparatus further includes means for determining a second channel estimation of a channel associated with communication of the packet. The second channel estimation is determined based on a first channel estimation of the channel, the first power, and the second power. For example, the means for determining the second channel estimation may include or correspond to the second channel estimation circuitry 124 of
In some implementations, the apparatus further includes comprising means for determining a channel estimation adjustment factor based on the first power and the second power. For example, the means for determining the channel estimation adjustment factor may include or correspond to the channel estimation adjustment factor determination engine 116 of
In some implementations, the apparatus further includes means for equalizing a data field of the packet using equalizing coefficients determined based on the second channel estimation. For example, the means for equalizing may include or correspond to the equalizer 128 of
In some implementations, the apparatus further includes means for classifying the packet as a power-boosted packet based on a ratio of the first field to the second field. For example, the means for classifying may include or correspond to the classification engine 172 of
Although one or more of
One or more functions or components of any of
Those of skill would further appreciate that the various illustrative logical blocks, configurations, modules, circuits, and algorithm steps described in connection with the aspects, examples, and/or implementations disclosed herein may be implemented as electronic hardware, computer software executed by a processor, or combinations of both. Various illustrative components, blocks, configurations, modules, circuits, and steps have been described above generally in terms of their functionality. Whether such functionality is implemented as hardware or processor executable instructions depends upon the particular application and design constraints imposed on the overall system. Skilled artisans may implement the described functionality in varying ways for each particular application, but such implementation decisions should not be interpreted as causing a departure from the scope of the present disclosure.
The steps of a method or algorithm described in connection with the aspects, examples, and/or implementations disclosed herein may be embodied directly in hardware, in a software module executed by a processor, or in a combination of the two. A software module may reside in random access memory (RAM), flash memory, read-only memory (ROM), programmable read-only memory (PROM), erasable programmable read-only memory (EPROM), electrically erasable programmable read-only memory (EEPROM), registers, hard disk, a removable disk, a compact disc read-only memory (CD-ROM), or any other form of non-transient storage medium known in the art. An exemplary storage medium is coupled to the processor such that the processor can read information from, and write information to, the storage medium. In the alternative, the storage medium may be integral to the processor. The processor and the storage medium may reside in an application-specific integrated circuit (ASIC). The ASIC may reside in a computing device or a user terminal. In the alternative, the processor and the storage medium may reside as discrete components in a computing device or user terminal. A storage device is not a signal.
The previous description of the disclosed aspects, examples, and/or implementations is provided to enable a person skilled in the art to make or use the disclosed aspects, examples, and/or implementations. Various modifications to these aspects, examples, and/or implementations will be readily apparent to those skilled in the art, and the principles defined herein may be applied to other aspects, examples, and/or implementations without departing from the scope of the disclosure. Thus, the present disclosure is not intended to be limited to the aspects, examples, and/or implementations shown herein but is to be accorded the widest scope possible consistent with the principles and novel features as defined by the following claims.
The present application claims priority from U.S. Provisional Patent Application No. 62/433,647 entitled “ADAPTIVE CHANNEL ESTIMATION,” filed Dec. 13, 2016, which is incorporated herein by reference in its entirety.
Number | Date | Country | |
---|---|---|---|
62433647 | Dec 2016 | US |