Patent Application
20130154593
This disclosure relates generally to electronics and more particularly to adaptive phase-lead compensation of electronic circuits.
In low-dropout linear regulator (LDO) design, especially a design with high power supply ripple rejection (PSRR) and low noise product, compensation becomes more difficult due to high open-loop gain and limited pole and pole separation. A known approach to this problem is to use an adaptive phase-lead compensation circuit that includes a capacitor in series with a resistor, such that the capacitor provides the Miller Effect and the resistor provides a fixed zero in the frequency domain. This approach, however, does not enhance the phase margin much because the load current is not fixed, especially when a no load condition is presented. Another known approach is to use a transistor (e.g., PMOS) to sense the load current so it can work as an adaptive resistance connected to a voltage supply (VCC). The drawback of this approach is that the Miller Effect cannot be used.
An adaptive phase-lead compensation (zero) circuit is disclosed that can be added to a circuit (e.g., a CMOS-based LDO) to ease the compensation and increase the phase margin of the circuit. By using the disclosed adaptive phase-lead compensation circuit, an adjustable resistance can be connected to any nodes in the compensated circuit rather than just to the voltage source (VDD) or ground (GND), allowing the Miller Effect to be used via a Miller capacitor. The adaptive phase-lead compensation circuit does not require a special fabrication process (e.g., Vt implant) to implement in a design.
Particular implementations of adaptive phase-lead compensation with Miller Effect can provide several advantages, including: 1) providing a load-adaptive zero to track load conditions; 2) providing the Miller Effect for compensation to improve efficiency; and 3) providing a load-adaptive zero using a separate control on the gate of a transistor to provide adjustable resistance over a wide range of load current.
The details of one or more disclosed implementations are set forth in the accompanying drawings and the description below. Other features, aspects, and advantages will become apparent from the description, the drawings and the claims.
Compensation circuit 102 can include voltage controlled resistor (VCR) 107 (MNVCR), compensation capacitor 108, transistor 109 and resistor 110 (Rgm). In the example circuit shown, MNVCR 107 is a gate-biased transistor, which operates as a VCR. In some implementations, MNVCR 107 can be an n-type metal-oxide-semiconductor field-effect (NMOS) transistor having a gate terminal coupled between transistors 103, 104 and to resistor 110. A source terminal of MNVCR 107 can be coupled to compensation capacitor 108 and a drain terminal of MNVCR 107 can be coupled to a drain terminal of transistor 109.
Transistor 109 can be a NMOS transistor with its source coupled to ground. It is a common-source (CS) stage, which is required to provide a high negative gain so that Miller Effect can be in place. Transistor 109 can be part of gain stages in any analog applications.
The gate terminal of MNVCR 107 (node A) is configured to track the load current through current sensor 101, so that a resistance that is linearly proportional to the load current is created by MNVCR 107. Resistor 110 converts (Isense-Iref) to a control voltage on the gate of MNVCR 107. Resistor 110 also sets the voltage range over which the gate of MNVCR 107 can vary. When load current is high, Isense is higher than Iref and the voltage of node A becomes higher. When the voltage of node A becomes higher the resistance of MNVCR 107 is reduced, resulting in the zero (in the frequency domain) provided by MNVCR 107 being pushed to a higher frequency. This higher frequency is needed for high current load conditions. When load current is low, Isense is lower than Iref and the voltage of node A becomes lower, which increases the resistance of MNVCR 107. This results in the zero provided by MNVCR 107 being pushed to a lower frequency. This lower frequency is needed for low current load conditions. With this “adaptive zero” provided by the varying resistance of MNVCR 107, a wide load current range can be accommodated.
Process 200 can continue by generating a bias voltage in response to the sensed current (204). This can be done using a current sensor, such as the current sensor 101 shown in
Process 200 can continue by adjusting resistance in an adaptive phase-lead compensation circuit based on the bias voltage (206), such as the compensation circuit 102 shown in
The gate of transistor 303 (node “B”) is biased such that the voltage of inverting input (node “C”) of error amplifier 301 equals to VREF voltage. The voltage at node “C” is a voltage coupled from Vout through feedback network 304, which can be a resistive network.
MNVCR 107 and compensation capacitor 108 provide adaptive phase-lead compensation by adjusting the resistance of MNVCR 107 based on a bias voltage provided to node “A” by current sensor 101 of
While this document contains many specific implementation details, these should not be construed as limitations on the scope what may be claimed, but rather as descriptions of features that may be specific to particular embodiments. Certain features that are described in this specification in the context of separate embodiments can also be implemented in combination in a single embodiment. Conversely, various features that are described in the context of a single embodiment can also be implemented in multiple embodiments separately or in any suitable sub combination. Moreover, although features may be described above as acting in certain combinations and even initially claimed as such, one or more features from a claimed combination can, in some cases, be excised from the combination, and the claimed combination may be directed to a sub combination or variation of a sub combination.
