King et al., “ESP: Placement by Simulated Evolution”, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, Mar. 1989, vol. 8, No. 3, pp. 245-256. |
F. Scherber et al., “PALACE: A Parallel and Hierarchical Layout Analyzer and Circuit Extractor”, IEEE Comput. Soc. Press, Proceedings of European Design and Test Conference, Mar. 11, 1996, pp. 357-361. |
Kravitz et al., “Placement by Simulated Annealing on a Multiprocessor”, IEEE Transactions on Computer-Aided Design, vol. CAD-6, No. 5, Jul. 1987, pp. 534-549. |
Chen et al., “A Fast Parallel Algorithm for Slicing Floorplan”, IEEE, Proceedings of the 1993 IEEE International Symposium on Circuits and Systems, May 3, 1993, pp. 1774-1777. |
Rose et al., “Parallel Standard Cell Placement Algorithms with Quality Equivalent to Simulated Annealing”, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, Mar. 1988, vol. 7, No. 3, pp. 387-396. |
Banerjee et al., “Parallel Simulated Annealing Algorithms for Cell Placement on Hypercube Multiprocessors”, IEEE Transactions on Parallel and Distributed Systems, Jan. 1990, vol. 1, No. 1, pp. 91-106. |