Patent Grant
8384641
The present invention relates to amplifier circuits for amplifying analog input signals and driving signal lines based on the amplified signals, and also to a display device using the amplifier circuits to drive data signal lines.
When driving a data signal line (also referred to as a “source line”), liquid crystal display devices use a method in which a D/A converter is used to convert a digital video signal into an analog video signal, and an amplifier circuit (also referred to as an “amplifier”, an “output circuit”, or an “analog buffer”) provided at the subsequent stage of the D/A converter is used to amplify the analog video signal, which amplified signal is used to drive the data signal line. The reason for using this method is that the data signal line has a large capacitive component, and therefore voltage on the data signal line cannot be changed at a sufficient rate by simply driving the data signal line based on an output signal from the D/A converter.
Stability and low-power-consumption capability are required of the amplifier circuit for driving the data signal line. In addition, to perform highly accurate amplification with a negative feedback-type amplifier circuit, a high amplification factor is required. Accordingly, when a single amplifier is not able to achieve a desired amplification factor, a method with a plurality of cascaded amplifiers is used. However, in the case of amplifier circuits including a plurality of amplifiers, a phase delay occurs in the amplifier at each stage, and therefore it is necessary to perform phase compensation in order to prevent oscillation during application of negative feedback.
Regarding the phase compensation in the amplifier circuit including a plurality of amplifiers, the following techniques are conventionally known. Patent Document 1 describes an amplifier circuit configured by cascading three inverters, in which a resistive element and a capacitive element are provided in the second-stage inverter. Also, Patent Document 2 describes an amplifier circuit including an input amplification stage and an output amplification stage, in which a resistive circuit is interposed between an output terminal of the output amplification stage and a signal output terminal.
However, the amplifier circuit described in Patent Document 1 has problems such as increased circuit complexity due to the resistive element and the capacitive element provided in the second-stage inverter, and high power consumption by the last-stage inverter. Also, the amplifier circuit described in Patent Document 2 has a problem where the rate of change (hereinafter, referred to as the “slew rate”) of the voltage on the signal line decreases due to the resistive circuit provided for the output terminal of the output amplification stage.
Therefore, the present invention aims to provide an amplifier circuit having enhanced stability and low-power-consumption capability with the slew rate maintained, and also to provide a display device including the same.
A first aspect of the present invention is directed to an amplifier circuit for amplifying an analog input signal and driving a signal line based on the amplified signal, the circuit including:
an amplifying portion including a plurality of cascaded amplifiers and negatively feeding back an output signal from the last-stage amplifier to an input to the first-stage amplifier;
a separation switch for selecting whether or not to supply an output signal from the amplifying portion to the signal line; and
an initial setting switch for selecting whether or not to supply a first source voltage to the signal line,
wherein the last-stage amplifier included in the amplifying portion includes a first transistor of a first conduction type having a source terminal supplied with the first source voltage and a gate terminal supplied with an output signal from the previous-stage amplifier, and a second transistor of a second conduction type having a source terminal supplied with a second source voltage and a gate terminal supplied with the same output signal from the previous-stage amplifier, and
wherein the first transistor has a lower current drive capability than the second transistor.
In a second aspect of the present invention, based on the first aspect of the invention, the first transistor has a lower channel width-to-length ratio than the second transistor.
In a third aspect of the present invention, based on the first aspect of the invention, the amplifying portion includes:
an odd number of cascaded logical negation circuits, each serving as an amplifier;
threshold setting switches provided in association with their respective logical negation circuits for selecting whether or not to short-circuit input and output terminals of each logical negation circuit;
a feedback control switch for selecting whether or not to feed back an output signal from the last-stage logical negation circuit to an input to the first-stage logical negation circuit;
a first-stage capacitive element provided between an input terminal for the analog input signal and the input terminal of the first-stage logical negation circuit; and
interstage capacitive elements provided between the input terminals of the logical negation circuits, excluding the first-stage logical negation circuit, and the output terminals of their previous-stage logical negation circuits.
In a fourth aspect of the present invention, based on the third aspect of the invention, the amplifying portion further includes an input capacitive element having an electrode connected to the input terminal of the first-stage logical negation circuit, and another electrode supplied with a constant voltage, and the input capacitive element has a capacitance value not allowing the threshold setting switch associated with the first-stage logical negation circuit to be rendered conductive when the feedback control switch is rendered conductive, provided that the analog input signal is at a level within a predetermined range.
In a fifth aspect of the present invention, based on the third aspect of the invention, the first-stage logical negation circuit included in the amplifying portion has a logic threshold voltage not allowing the threshold setting switch associated with the first-stage logical negation circuit to be rendered conductive when the feedback control switch is rendered conductive, provided that the analog input signal is at a level within a predetermined range.
In a sixth aspect of the present invention, based on the first aspect of the invention, the amplifying portion includes:
an odd number of cascaded logical negation circuits, each serving as an amplifier;
threshold setting switches provided in association with their respective logical negation circuits, excluding the last-stage logical negation circuit, for selecting whether or not to short-circuit input and output terminals of each logical negation circuit;
a feedback control switch for selecting whether or not to feed back an output signal from the last-stage logical negation circuit to an input to the first-stage logical negation circuit;
a first-stage capacitive element provided between an input terminal for the analog input signal and the input terminal of the first-stage logical negation circuit; and
an interstage capacitive element provided between the input terminal of the logical negation circuits other than the first- and last-stage logical negation circuits and the output terminal of its previous-stage logical negation circuits.
In a seventh aspect of the present invention, based on the sixth aspect of the invention, the second-from-last-stage logical negation circuit included in the amplifying portion includes a third transistor of the first conduction type having a source terminal supplied with the first source voltage and a gate terminal supplied with an output signal from the previous-stage amplifier, and a fourth transistor of the second conduction type having a source terminal supplied with the second source voltage and a gate terminal supplied with the same output signal from the previous-stage amplifier, and the third transistor has a lower current drive capability than the fourth transistor.
In an eighth aspect of the present invention, based on the sixth aspect of the invention, the separation switch is made up of a single transistor having a conductive terminal connected to a drain terminal of the first transistor and another conductive terminal connected to a drain terminal of the second transistor.
In a ninth aspect of the present invention, based on the sixth aspect of the invention, the separation switch is made up of a single transistor having a conductive terminal supplied with the second source voltage and another conductive terminal connected to a drain terminal of the second transistor.
In a tenth aspect of the present invention, based on the sixth aspect of the invention, the amplifying portion further includes an input capacitive element having an electrode connected to the input terminal of the first-stage logical negation circuit and another electrode supplied with a constant voltage, and the input capacitive element has a capacitance value not allowing the threshold setting switch associated with the first-stage logical negation circuit to be rendered conductive when the feedback control switch is rendered conductive, provided that the analog input signal is at a level within a predetermined range.
In an eleventh aspect of the present invention, based on the sixth aspect of the invention, the first-stage logical negation circuit included in the amplifying portion has a logic threshold voltage not allowing the threshold setting switch associated with the first-stage logical negation circuit to be rendered conductive when the feedback control switch is rendered conductive, provided that the analog input signal is at a level within a predetermined range.
In a twelfth aspect of the present invention, based on the first aspect of the invention, the amplifying portion includes:
a logical negation circuit serving as the last-stage amplifier;
a threshold setting switch for selecting whether or not to short-circuit input and output terminals of the logical negation circuit;
a differential amplifier for inverting and amplifying the difference between the analog input signal and an output signal from the logical negation circuit;
a feedback control switch for selecting whether or not to provide the output signal from the logical negation circuit to the differential amplifier: and
an interstage capacitive element provided between an inverted output terminal of the differential amplifier and the input terminal of the logical negation circuit.
In a thirteenth aspect of the present invention, based on the twelfth aspect of the invention, the amplifying portion further includes:
a first-stage capacitive element having an electrode connected to a negative-side input terminal of the differential amplifier;
an amplifier control switch for selecting whether or not to short-circuit the negative-side input terminal and a non-inverted output terminal of the differential amplifier; and
an input control switch for selecting whether or not to provide the analog input signal to the other electrode of the first-stage capacitive element.
In a fourteenth aspect of the present invention, based on the twelfth aspect of the invention, the amplifying portion further includes:
a first-stage capacitive element having an electrode connected to a positive-side input terminal of the differential amplifier and another electrode provided with the analog input signal;
an amplifier control switch for selecting whether or not to short-circuit the positive-side input terminal and the inverted output terminal of the differential amplifier; and
an input control switch for selecting whether or not to provide the analog input signal to the negative-side input terminal of the differential amplifier.
A fifteenth aspect of the present invention is directed to a matrix-type display device including:
a plurality of two-dimensionally arranged pixel circuits;
a plurality of data signal lines commonly connected to the pixel circuits arranged in the same column; and
a data signal line drive circuit including an amplifier circuit of any of the first through fourteenth aspects of the invention, and driving the data signal lines using the amplifier circuit.
According to the first aspect of the present invention, when alternately rendering the initial setting switch and the separation switch conductive, the voltage on the signal line varies for a while after the separation switch is rendered conductive, due to current flowing through the second transistor included in the last-stage amplifier. Accordingly, the rate of change of the voltage on the signal line does not change by reducing the current drive capability of the first transistor. On the other hand, by reducing the current drive capability of the first transistor, the output resistance of the last-stage amplifier increases, so that the amplifier circuit has frequency characteristics with an increased phase margin, resulting in reduced power consumption of the amplifier circuit. As such, it is possible to enhance stability and low-power-consumption capability of the amplifier circuit, while maintaining the slew rate.
According to the second aspect of the present invention, it is possible to configure the last-stage amplifier including the second transistor, and the first transistor having a lower current drive capability than the second transistor.
According to the third aspect of the present invention, it is possible to configure the amplifying portion using n (where n is an odd number) logical negation circuits, n threshold setting switches, n capacitive elements (first-stage and interstage capacitive elements), and a feedback control switch, making it possible to enhance stability and low-power-consumption capability of an amplifier circuit configured by cascading the n logical negation circuits, while maintaining the slew rate.
According to the fourth or fifth aspect of the present invention, when the feedback control switch is rendered conductive, along with the separation switch, the threshold setting switch associated with the first-stage logical negation circuit is prevented from being rendered conductive, making it possible to prevent any amplification error.
According to the sixth aspect of the present invention, it is possible to configure the amplifying portion using n (where n is an odd number) logical negation circuits, (n−1) threshold setting switches, (n−1) capacitive elements (first-stage and interstage capacitive elements), and a feedback control switch, making it possible to enhance stability and low-power-consumption capability of an amplifier circuit configured by cascading the n logical negation circuits, while maintaining the slew rate. In addition, no threshold setting switch and interstage capacitive element are provided in association with the last-stage logical negation circuit, and therefore it is possible to reduce circuit complexity by a corresponding degree.
According to the seventh aspect of the present invention, by adjusting the logic threshold voltage of the second-from-last-stage logical negation circuit, the amplification factor of the last-stage logical negation circuit can be prevented from decreasing excessively.
According to the eighth or ninth aspect of the present invention, by using the separation switch made up of a single transistor, the circuit complexity of the amplifier circuit can be reduced.
According to the tenth or eleventh aspect of the present invention, when the feedback control switch is rendered conductive, along with the separation switch, the threshold setting switch associated with the first-stage logical negation circuit is prevented from being rendered conductive, making it possible to prevent any amplification error.
According to the twelfth aspect of the present invention, it is possible to configure the amplifying portion using a logical negation circuit and a differential amplifier, making it possible to enhance stability and low-power-consumption capability of an amplifier circuit configured by cascading the differential amplifier and the logical negation circuit, while maintaining the slew rate.
According to the thirteenth or fourteenth aspect of the present invention, it is possible to suitably control the amplifier control switch and the input control switch to invert and amplify the difference between the analog input signal and the output signal from the logical negation circuit in the differential amplifier.
According to the fifteenth aspect of the present invention, the data signal lines are driven using the amplifier circuit having enhanced stability and low-power-consumption capability with the slew rate maintained, and therefore it is possible to enhance image quality and low-power-consumption capability of a display device, while maintaining display speed.
The scanning signal line drive circuit sequentially selects and activates the scanning signal lines 113, thereby sequentially selecting the pixel circuits 111 for one row. The data signal line drive circuit 120 drives the data signal lines 112 in a line-sequential manner based on digital video signals DIN. Hereinafter, it is assumed that the pixel array 110 includes m (where m is an integer of 2 or more) data signal lines 112, and the digital video signal DIN is a k-bit signal. Also, an interval in which the digital video signal DIN changes is referred to as a “cycle”.
After m digital video signals DIN are inputted, a latch pulse LP is brought into a predetermined level (which is assumed hereinafter to be “high level”) for one cycle. When the latch pulse LP changes from low to high level, the ith output-side latch 122b memorizes the digital video signal memorized in the ith input-side latch 122a. This allows the m digital video signals memorized in m input-side latches 122a to be collectively transferred to m output-side latches 122b.
The ith D/A converter 123 converts the digital video signal memorized in the ith output-side latch 122b into an analog video signal. The ith amplifier circuit 1 has an output terminal connected to a data signal line SLi. The ith amplifier circuit 1 amplifies an analog input signal outputted from the ith D/A converter 123 and drives the data signal line SLi based on the amplified signal.
Referring again to
The inverters 11 to 13 are cascaded, and serve as amplifiers independently of each other, as will be described later. The inverter 13 includes a P-type transistor 14 and an N-type transistor 15. The P-type transistor 14 has a source terminal supplied with a high level source voltage VDD, whereas the N-type transistor 15 has a source terminal supplied with a low level source voltage VSS via the stop control switch 43. Gate terminals of the P-type transistor 14 and the N-type transistor 15 are both connected to an output terminal of the inverter 12 via the capacitor 33. This allows the gate terminals of the P-type transistor 14 and the N-type transistor 15 to be supplied with an output signal from the inverter 12. Also, drain terminals of the P-type transistor 14 and the N-type transistor 15 are connected to a common node, which serves as an output terminal of the inverter 13. Although omitted in the figure, the inverters 11 and 12 are configured similarly.
The switches 21 to 23 are provided between the input and output terminals of the inverters 11 to 13, respectively, and serve as threshold setting switches for selecting whether or not to short-circuit the input and output terminals of the inverters 11 to 13. The capacitor 31 has an electrode connected to an input terminal for the analog input signal AIN, and another electrode connected to the input terminal of the inverter 11. The capacitor 31 serves as a first-stage capacitive element provided between the input terminal for the analog input signal AIN and the input terminal of the first-stage inverter 11. The capacitor 32 has an electrode connected to the output terminal of the inverter 11, and another electrode connected to the input terminal of the inverter 12. The capacitor 33 has an electrode connected to the output terminal of the inverter 12, and another electrode connected to the input terminal of the inverter 13. Each of the capacitors 32 and 33 serves as an interstage capacitive element provided between the input terminal of the inverter 12, 13 not provided at the first stage and the output terminal of the inverter 11, 12 provided at the previous stage.
The stop control switches 41 to 43 are provided between the source terminals of the N-type transistors included in their respective inverters 11 to 13 and the low level source voltage VSS. The stop control switches 41 to 43 are controlled based on a common control signal to be turned “ON” when the amplifier circuit 1 is in operation, and “OFF” when in rest. The feedback control switch 51 is provided between the output terminal of the inverter 13 and one electrode of the capacitor 31 (the electrode being connected to the input terminal for the analog input signal AIN, which is referred to hereinafter as the “input-side electrode”), and selects whether or not to feed back an output signal from the last-stage inverter 13 to an input to the first-stage inverter 11.
The inverters 11 to 13, the switches 21 to 23, the capacitors 31 to 33, and the feedback control switch 51 constitute an amplifying portion including a plurality of cascaded amplifiers (the inverters 11 to 13), which negatively feeds back the output signal from the last-stage amplifier (the inverter 13) to the input to the first-stage amplifier (the inverter 11).
The separation switch 61 is provided between the output terminal of the inverter 13 and the signal line SL, and selects whether or not to supply an output signal from the amplifying portion (an output signal from the last-stage inverter 13) to the signal line SL. The initial setting switch 71 is provided between the signal line SL and the low level source voltage VSS, and selects whether or not to supply the low level source voltage VSS to the signal line SL.
The switches 21 to 23 are controlled based on a common control signal (hereinafter, referred to as a “switch control signal SC1”). The feedback control switch 51 and the separation switch 61 are controlled based on a common control signal (hereinafter, referred to as a “switch control signal SC2”) different from the switch control signal SC1. The initial setting switch 71 is controlled based on a negation of the switch control signal SC2 (hereinafter, referred to by “SC2B”). These switches are brought into “ON” state when signals supplied to their control terminals are at high level.
Hereinafter, a period in which the switch control signals SC1 and SC2 are at high and low levels, respectively, is referred to as an “initial setting period”, and a period in which the switch control signals SC1 and SC2 are at low and high levels, respectively, is referred to as a “writing period”. In the case of the amplifier circuit 1, each of the initial setting period and the writing period occurs once within one line period.
During the initial setting period, the switches 21 to 23 and the initial setting switch 71 are brought into “ON” state, whereas the feedback control switch 51 and the separation switch 61 are brought into “OFF” state. Therefore, during the initial setting period, the signal line SL is connected to the low level source voltage VSS via the initial setting switch 71, so that the voltage on the signal line SL becomes equal to the low level source voltage VSS. In addition, the input and output terminals of the inverters 11 to 13 are short-circuited.
When input and output voltages of an inverter are taken as VIN and VOUT, respectively, they have a relationship as shown in
Since the input and output terminals of the inverters 11 to 13 are short-circuited during the initial setting period, both the input and output voltages of the inverters 11 to 13 become the logic threshold voltages of the inverters. Ideally, it is preferable that the logic threshold voltages of the inverters match one another, but in fact, there are production variations, and therefore the logic threshold voltages of the inverters do not completely match one another. Accordingly, the capacitor 32 holds the difference in the logic threshold voltage between the inverters 11 and 12, and the capacitor 33 holds the difference in the logic threshold voltage between the inverters 12 and 13. In addition, the input-side electrode of the capacitor 31 is supplied with the analog input signal AIN, and therefore the capacitor 31 holds the difference between the voltage of the analog input signal AIN (hereinafter, referred to as the “input voltage Va”) and the logic threshold voltage of the inverter 11.
In this manner, during the initial setting period, the voltage of the signal line SL becomes equal to the low level source voltage VSS, whereas the input voltages of the inverters 11 to 13 become equal to their respective logic threshold voltages. Thereafter, the writing period starts.
During the writing period, the switches 21 to 23 and the initial setting switch 71 are brought into “OFF” state, whereas the feedback control switch 51 and the separation switch 61 are brought into “ON” state. Therefore, during the writing period, the signal line SL is connected to the output terminal of the inverter 13 via the separation switch 61, whereas the output terminal of the inverter 13 is connected to the input-side electrode of the capacitor 31 via the feedback control switch 51.
While the feedback control switch 51 is in “ON” state, the input-side electrode of the capacitor 31 is supplied with the output voltage of the inverter 13. Therefore, when the output voltage of the inverter 13 is lower than the input voltage Va, the input-side electrode of the capacitor 31 becomes lower in voltage. Since the capacitors 31 to 33 retain predetermined potential differences, and the inverters 11 to 13 have the characteristics as shown in
On the other hand, when the output voltage of the inverter 13 is higher than the input voltage Va, the input-side electrode of the capacitor 31 becomes higher in voltage. Correspondingly, the input voltage of the inverter 11 rises, the output voltage of the inverter 11 and the input voltage of the inverter 12 fall, the output voltage of the inverter 12 and the input voltage of the inverter 13 rise, and the output voltage of the inverter 13 falls. In this manner, the output voltage of the inverter 13 rises when it is lower than the input voltage Va, and falls when higher than the input voltage Va, with the result that it ultimately becomes equal to the input voltage Va.
Also, when the input voltage VIN of the inverter is close to the logic threshold voltage Vth (when it is within the range P), if the input voltage VIN changes even slightly, the output voltage VOUT changes significantly, as shown in
In the case of the amplifier circuit 1, the input voltages of the inverters 11 to 13 are set at the logic threshold voltage in the initial setting period. Therefore, during the writing period, the inverters 11 to 13 all serve as amplifiers, and when the input voltage of the inverter 11 changes, the output voltage of the inverter 13 changes significantly. Thus, by cascading the inverters 11 to 13 serving as amplifiers, it becomes possible to amplify the analog input signal AIN with a high amplification factor.
The last-stage inverter 13 included in the amplifier circuit 1 has the following features. While typical inverters consist of P- and N-type transistors having the same current drive capability, the last-stage inverter 13 consists of the P-type transistor 14 and the N-type transistor 15 having different current drive capabilities. More specifically, corresponding to the fact that the initial setting switch 71 is provided between the signal line SL and the low level source voltage VSS, a transistor having a lower current drive capability than the P-type transistor 14 is used as the N-type transistor 15 having a source terminal supplied with the low level source voltage VSS. To this end, a transistor sized smaller than the P-type transistor 14 may be used as the N-type transistor 15. Concretely, the ratio of channel width Wn to channel length Ln (Wn/Ln) of the N-type transistor 15 may be set smaller than the ratio of channel width Wp to channel length Lp (Wp/Lp) of the P-type transistor 14.
Effects of the amplifier circuit 1 according to the present embodiment will be described below. In the amplifier circuit 1, the separation switch 61 and the initial setting switch 71 are alternately brought into “ON” state, so that the voltage on the signal line SL becomes equal to the low level source voltage VSS during the initial setting period, and with the input voltage Va during the writing period. At the beginning of the writing period, the output voltage of the inverter 13 is lower than the input voltage Va, and therefore the output voltage of the inverter 13 (i.e., the voltage on the signal line SL) rises. The reason why the voltage on the signal line SL rises is that current flows from the high level source voltage VDD through the P-type transistor 14 to the signal line SL.
It is the P-type transistor 14 included in the last-stage inverter 13, rather than the N-type transistor 15, that changes the voltage on the signal line SL at the beginning of the writing period as described above. Accordingly, unlike in the case of typical inverters, even if the current drive capability of the N-type transistor 15 is set to be sufficiently lower than that of the P-type transistor 14, the rate of change (slew rate) of the voltage on the signal line SL does not change at the beginning of the writing period.
On the other hand, by reducing the current drive capability of the N-type transistor 15, resistance as viewed from the output side increases, thereby enhancing operational stability of the amplifier circuit 1. The reason for this will be described below with reference to
Ao=A1/(1+jωR1C1)×A2/(1+jωR2C2)×A3/(1+jωR3C3) (1)
In the case of cascading a plurality of inverters to configure an amplifying portion, the amplifying portion has frequency characteristics as shown in
In the case of using the amplifier circuit 1 to drive a data signal line in a liquid crystal display device, the capacitance value of the data signal line is sufficiently greater than capacitance values of wiring conductors in the amplifier circuit 1, and therefore the capacitance value C3 of the output stage of the last-stage inverter 13 becomes sufficiently greater than the capacitance values C1 and C2 of the other inverters 11 and 12. Accordingly, 1/R3C3 is the minimum from among the values 1/R1C1, 1/R2C2, and 1/R3C3, and is set as the first pole frequency pA.
As described above, in the case of the last-stage inverter 13, unlike in the case of typical inverters, the N-type transistor 15 has a lower current drive capability than the P-type transistor 14. Accordingly, the inverter 13 has a higher resistance R3 than typical inverters. Therefore, in the case of using the inverter 13 for an amplifying portion, the first pole frequency pA is lower than those of typical inverters.
Also, by reducing the current drive capability of the N-type transistor 15, the resistance as viewed from the output side increases, so that power consumed by the inverter 13 decreases, resulting in decreased power consumption of the entire amplifier circuit 1.
Note that in the case of reducing the current drive capability of the N-type transistor 15, if it is acceptable that the operation stability of the amplifier circuit 1 remains the same level, two transistors included in the inverter 12 at the second stage from last may be reduced in size, thereby increasing the resistance of the inverter 12 and reducing the second pole frequency. As a result, it becomes possible to maintain the operational stability of the amplifier circuit 1 at the same level, while reducing the power consumption of the inverter 12.
As described above, in the case of the amplifier circuit 1 according to the present embodiment, when alternately rendering the initial setting switch 71 and the separation switch 61 conductive, the voltage on the signal line SL varies for a while after the separation switch 61 is rendered conductive, due to current flowing through the P-type transistor 14 included in the last-stage inverter 13. Accordingly, the rate of change of the voltage on the signal line SL does not change by reducing the current drive capability of the N-type transistor 15. On the other hand, by reducing the current drive capability of the N-type transistor 15, the output resistance of the last-stage inverter 13 increases, so that in accordance with the frequency characteristics of the amplifier circuit 1, the phase margin increases, whereas the power consumption of the amplifier circuit 1 decreases. As such, it is possible to enhance the stability and the low-power-consumption capability of the amplifier circuit, while maintaining the slew rate.
In the amplifier circuit 2, the switches 21 and 22 serving as threshold setting switches are respectively provided in associated with the inverters 11 and 12 not provided at the last stage. In addition, the capacitor 32 serving as an interstage capacitive element is provided between the input terminal of the inverter 12 not provided either at the first or last stage and the output terminal of the inverter 11 at the previous stage.
The amplifier circuit 2 is used in the case where a substantially desired amplification factor can be achieved with the two inverters 11 and 12. In this case, the last-stage inverter 16 is not required to have a significantly high amplification factor. Therefore, even when no capacitor is provided between the inverters 12 and 16 so that the logic threshold voltage of the inverter 12 is supplied directly to the input terminal of the inverter 16 during the initial setting period, the inverter 16 is able to amplify an input signal to a required degree. In such a case where a substantially desired amplification factor can be achieved with the two inverters 11 and 12, by not providing the threshold setting switch and the interstage capacitive element in association with the last-stage inverter 16, it becomes possible to reduce the circuit complexity of the amplifier circuit 2 by a corresponding degree.
In addition, the separation switch 62 is made up of a single transistor, and is provided in the inverter 16. Concretely, the separation switch 62 is made up of a single P-type transistor having a source terminal connected to the drain terminal of the P-type transistor 14 included in the inverter 16, and a drain terminal connected to the drain terminal of the N-type transistor 15 included in the inverter 16. The separation switch 62 has a gate terminal supplied with a negation (SC2B) of the switch control signal SC2.
During the initial setting period, the switch control signal SC2 is brought into low level, and therefore the separation switch 62 is brought into “OFF” state. At this time, the initial setting switch 71 is in “ON” state, and therefore whether the N-type transistor 15 included in the inverter 16 is in “ON” or “OFF” state, the voltage on the signal line SL becomes equal to the low level source voltage VSS. During the writing period, the switch control signal SC2 is brought into high level, and therefore the separation switch 62 is brought into “ON” state. Accordingly, as in the first embodiment, at the beginning of the writing period, current flows from the high level source voltage VDD through the P-type transistor 14 to the signal line SL, thereby increasing the voltage on the signal line SL.
In this manner, even when the separation switch 62 is used in place of the separation switch 61, it is possible to select whether or not to supply an output signal from the amplifying portion to the signal line SL. In addition, by using the separation switch 62 made up of a single transistor, it becomes possible to reduce the circuit complexity of the amplifier circuit 2.
Also, in the amplifier circuit 2, the P- and N-type transistors included in the inverter 12 at the second stage from last can be configured in the same manner as used for the last-stage inverter 16, such that the N-type transistor has a lower current drive capability than the P-type transistor. As a result, it becomes possible to increase the logic threshold voltage of the inverter 12, thereby preventing the amplification factor of the inverter 16 from decreasing excessively.
Note that the following variant can be configured for the amplifier circuit 2 according to the present embodiment. An amplifier circuit 3 shown in
The capacitor 34 has an electrode connected to the input terminal of the inverter 11, and another electrode supplied with the low level source voltage VSS. The capacitor 34 serves as an input capacitive element having an electrode connected to the input terminal of the first-stage inverter 11, and another electrode supplied with a constant voltage. The capacitor 34 has a capacitance value not allowing the switch 21 to be rendered conductive when the feedback control switch 51 is rendered conductive, provided that the input voltage Va is within a predetermined range (between minimum and maximum values).
In the case of the amplifier circuit 2 according to the second embodiment, which is not provided with the capacitor 34, when it is brought into writing state, the input voltage of the inverter 11 might decrease from the logic threshold voltage by up to (the maximum value of the input voltage Va—the low level source voltage VSS). As a result, the switch 21 might be brought into “ON” state, so that charge accumulated in the capacitor 31 might flow through the switch 21, resulting in an amplification error.
Therefore, in the case where such an amplification error might occur, the capacitor 34 having a predetermined capacitance value may be provided at the input terminal of the first-stage inverter 11, as in the amplifier circuit 4. Providing the capacitor 34 makes it possible to allow the input voltage of the inverter 11 to only change to such a slight extent as not to render the switch 21 conductive even if the voltage of the input-side electrode of the capacitor 31 changes by the greatest amount. Thus, the amplifier circuit 4 according to the present embodiment makes it possible to prevent the switch 21 from bringing into “ON” state during the writing state, thereby preventing any amplification error.
Note that in order to prevent the aforementioned amplification error, the logic threshold voltage of the first-stage inverter 11 may be increased. Concretely, the inverter 11 may have a logic threshold voltage not allowing the switch 21 to be rendered conductive when the feedback control switch 51 is rendered conductive, provided that the input voltage Va is within a predetermined range. Using such an inverter 11 also makes it possible to prevent any amplification error.
In addition, a variant similar to that of the second embodiment can be configured for the amplifier circuit 4 according to the present embodiment (see
As shown in
The capacitor 35 serves as a first-stage capacitive element having an electrode connected to the negative-side input terminal of the differential amplifier 18. The switch 24 serves as an amplifier control switch for selecting whether or not to short-circuit the non-inverted output terminal and the negative-side input terminal of the differential amplifier 18. The switch 25 serves as an input control switch for selecting whether or not to provide the analog input signal AIN to an electrode of the capacitor 35 (the electrode being connected to the input terminal for the analog input signal AIN via the switch 25; hereinafter, referred to as the “input-side electrode”).
The differential amplifier 18 inverts and amplifies the difference between the input voltage Va and the output voltage of the inverter 13. A signal outputted from the inverted output terminal of the differential amplifier 18 is supplied to one electrode of the capacitor 33. The inverter 13, the differential amplifier 18, the switches 23 to 25, the capacitors 33 and 35, and the feedback control switch 51 constitute an amplifying portion including a plurality of cascaded amplifiers (the differential amplifier 18 and the inverter 13), which negatively feeds back the output signal from the last-stage amplifier (the inverter 13) to an input to the first-stage amplifier (the differential amplifier 18).
The switches 23 to 25 are controlled based on the switch control signal SC1. The feedback control switch 51 and the separation switch 61 are controlled based on the switch control signal SC2. The initial setting switch 71 is controlled based on the negation SC2B of the switch control signal SC2. These switches are brought into “ON” state when the signals supplied to the control terminals are brought into high level. The switch control signals SC1 and SC2 change as in the first embodiment (see
During the initial setting period (in which the switch control signal SC1 is at high level, and the switch control signal SC2 is at low level), the switches 23 to 25 and the initial setting switch 71 are brought into “ON” state, whereas the feedback control switch 51 and the separation switch 61 are brought into “OFF” state. Therefore, during the initial setting period, the signal line SL is connected to the low level source voltage VSS via the initial setting switch 71, so that the voltage on the signal line SL becomes equal to the low level source voltage VSS.
In addition, during the initial setting period, the input and output terminals of the inverter 13 are short-circuited via the switch 23, and therefore both the input and output voltages of the inverter 13 become equal to the logic threshold voltage of the inverter 13. Moreover, the non-inverted output terminal and the negative-side input terminal of the differential amplifier 18 are short-circuited via the switch 24, and therefore the non-inverted output voltage and the negative-side input voltage of the differential amplifier 18 are equalized (hereinafter, which voltage is referred to as an initial voltage Vi; the initial voltage Vi being substantially equal to the input voltage Va). Furthermore, the input-side electrode of the capacitor 35 is connected to the input terminal for the analog input signal AIN via the switch 25, and therefore the input voltage Va is applied to the input-side electrode of the capacitor 35. As a result, the capacitor 33 holds the difference between the logic threshold voltage of the inverter 13 and the inverted output voltage of the differential amplifier 18 with the input voltage Va provided to the positive-side input terminal and the initial voltage Vi provided to the negative-side input terminal, whereas the capacitor 35 holds the difference between the input voltage Va and the initial voltage Vi.
During the writing period (in which the switch control signal SC1 is at low level, and the switch control signal SC2 is at high level), the feedback control switch 51 and the separation switch 61 are brought into “ON” state, whereas the switches 23 to 25 and the initial setting switch 71 are brought into “OFF” state. Accordingly, during the writing period, the signal line SL is connected to the high level source voltage VDD via the P-type transistor 14 and the separation switch 61 or connected to the low level source voltage VSS via the N-type transistor 15 and the separation switch 61, depending on the output voltage from the differential amplifier 18.
When the output voltage of the inverter 13 is lower than the input voltage Va, the negative-side input voltage of the differential amplifier 18 becomes lower than the initial voltage Vi, so that the inverted output voltage of the differential amplifier 18 falls, and the output voltage of the inverter 13 rises. On the other hand, when the output voltage of the inverter 13 is higher than the input voltage Va, the negative-side input voltage of the differential amplifier 18 becomes higher than the initial voltage Vi, so that the inverted output voltage of the differential amplifier 18 rises, and the output voltage of the inverter 13 falls. In this manner, the output voltage of the inverter 13 rises when it is lower than the input voltage Va, and falls when higher than the input voltage Va, with the result that it ultimately becomes equal to the input voltage Va. Thus, the amplifying portion having the differential amplifier 18 and the inverter 13 cascaded operates in a similar manner to the amplifying portion having three inverters cascaded.
Therefore, as with the amplifier circuit 1 according to the first embodiment, the amplifier circuit 6 according to the present embodiment makes it possible to enhance the stability and the low-power-consumption capability of the amplifier circuit, while maintaining the slew rate.
Note that the following variant can be configured for the amplifier circuit 6 according to the present embodiment. An amplifier circuit 7 shown in
In the case of the amplifier circuit 7, the positive-side input terminal of the differential amplifier 18 is connected to the input terminal for the analog input signal AIN via the capacitor 35. The negative-side input terminal of the differential amplifier 18 is connected to the input terminal for the analog input signal AIN via the switch 25. The inverted output terminal of the differential amplifier 18 is connected to one electrode of the capacitor 33, and also connected to the positive-side input terminal of the differential amplifier 18 via the switch 24.
The capacitor 35 serves as a first-stage capacitive element having an electrode connected to the positive-side input terminal of the differential amplifier 18, and another electrode provided with the analog input signal AIN. The switch 24 serves as an amplifier control switch for selecting whether or not to short-circuit the positive-side input terminal and the inverted output terminal of the differential amplifier 18. The switch 25 serves as an input control switch for selecting whether or not to provide the analog input signal AIN to the negative-side input terminal of the differential amplifier 18.
During the initial setting period, the inverted output terminal and the positive-side input terminal of the differential amplifier 18 are short-circuited via the switch 24, and therefore the inverted output voltage and the positive-side input voltage of the differential amplifier 18 become equal to the initial voltage Vi substantially equal to the input voltage Va. In addition, the input voltage Va is applied to the input-side electrode of the capacitor 35 (the electrode being connected to the input terminal for the analog input signal AIN). As a result, the capacitor 33 holds the difference between the logic threshold voltage of the inverter 13 and the inverted output voltage of the differential amplifier 18 with the initial voltage Vi provided to the positive-side input terminal and the input voltage Va provided to the negative-side input terminal, whereas the capacitor 35 holds the difference between the input voltage Va and the initial voltage Vi.
During the writing period, when the output voltage of the inverter 13 is lower than the input voltage Va, the negative-side input voltage of the differential amplifier 18 falls, so that the inverted output voltage of the differential amplifier 18 falls, and the output voltage of the inverter 13 rises. On the other hand, when the output voltage of the inverter 13 is higher than the input voltage Va, the negative-side input voltage of the differential amplifier 18 rises, so that the inverted output voltage of the differential amplifier 18 rises, and the output voltage of the inverter 13 falls. In this manner, the output voltage of the inverter 13 rises when it is lower than the input voltage Va, and falls when higher than the input voltage Va, with the result that it ultimately becomes equal to the input voltage Va.
Therefore, as with the amplifier circuit 6, the amplifier circuit 7 makes it possible to enhance the stability and the low-power-consumption capability of the amplifier circuit, while maintaining the slew rate.
A fifth embodiment will be described with respect to other usage patterns of the amplifier circuits according to the embodiments. The following description will be given with respect to an example where the amplifier circuit 1 according to the first embodiment is used to drive three data signal lines SR, SG, and SB in a time-division manner. To drive the three data signal lines SR, SG, and SB in a time-division manner, selection switches 126r, 126g, and 126b may be provided between the amplifier circuit 1 and the data signal lines SR, SG, and SB, as shown in
Inputted to the ith data selection portion 125 are three digital video signals (3 k bits in total) outputted from three output-side latches 124b at the ith stage, and selection control signals SSD_R, SSD_G, and SSD_B. The selection control signals SSD_R, SSD_G, and SSD_B are brought into high level for a predetermined time period once within one line period, and the ith data selection portion 125 selects and outputs one (k bits) of the three digital video signals in accordance with the selection control signals SSD_R, SSD_G, and SSD_B. Accordingly, within one line period, the three digital video signals are sequentially selected and outputted from the ith data selection portion 125.
The ith D/A converter 123 converts the digital video signal outputted from the ith data selection portion 125 into an analog video signal. The output terminal of the ith amplifier circuit 1 is connected to three data signal lines SRi SGi and SBi via the selection switches 126. The ith amplifier circuit 1 amplifies the analog input signal outputted from the ith D/A converter 123, and drives any of the data signal lines SRi SGi and SBi based on the amplified signal.
As described above, the amplifier circuit 1 according to the first embodiment can also be used in a liquid crystal display device in which a plurality of data signal lines are driven in a time-division manner. The amplifier circuits 2 to 7 according to the second to fourth embodiments can also be used to configure similar liquid crystal display devices.
Note that several variants as described below can be configured for the amplifier circuit and the display device of the present invention. In the amplifier circuits according to the first to fourth embodiments, the initial setting switch 71 is provided between the signal line SL and the low level source voltage VSS to select whether or not to supply the low level source voltage VSS to the signal line SL, but alternatively, it may be provided between the signal line SL and the high level source voltage VDD to select whether or not to supply the high level source voltage VDD to the signal line SL. In this case, unlike in the first to fourth embodiments, a transistor having a lower current drive capability than the N-type transistor 15 is used as the P-type transistor 14 having a source terminal supplied with the high level source voltage VDD.
Also, the amplifier circuits according to the first to third embodiments include amplifying portions each having three inverters cascaded, but the number of inverters included in the amplifying portion may be arbitrary so long as it is an odd number. In addition, while the third embodiment has been described with respect to the case where the capacitor 34 having a predetermined capacitance value is provided to the amplifier circuit 2 according to the second embodiment (or an inverter having a predetermined logic threshold voltage is used as the first-stage inverter 11), a similar approach may be applied to the amplifier circuit 1 according to the first embodiment.
Furthermore, the amplifier circuit according to each embodiment of the present invention may be used for driving data signal lines in a liquid crystal display device shown in
The amplifier circuit of the present invention is characterized by stably operating with low power consumption while maintaining the slew rate, and therefore can be widely used in circuits for amplifying analog input signals to drive signal lines (e.g., a data signal line drive circuit in a liquid crystal display device).
| Number | Date | Country | Kind |
|---|---|---|---|
| 2006-229035 | Aug 2006 | JP | national |
| Filing Document | Filing Date | Country | Kind | 371c Date |
|---|---|---|---|---|
| PCT/JP2007/056291 | 3/27/2007 | WO | 00 | 2/6/2009 |
| Publishing Document | Publishing Date | Country | Kind |
|---|---|---|---|
| WO2008/023473 | 2/28/2008 | WO | A |
| Number | Name | Date | Kind |
|---|---|---|---|
| 5374966 | Weigand | Dec 1994 | A |
| 5783961 | Zhou et al. | Jul 1998 | A |
| 6137741 | Liu | Oct 2000 | A |
| 6456282 | Karube | Sep 2002 | B1 |
| 6639575 | Tsunashima et al. | Oct 2003 | B1 |
| 7436385 | Kim et al. | Oct 2008 | B2 |
| 7696963 | Choi et al. | Apr 2010 | B2 |
| 20020190971 | Nakamura et al. | Dec 2002 | A1 |
| 20030189540 | Itakura et al. | Oct 2003 | A1 |
| 20040202276 | Osame et al. | Oct 2004 | A1 |
| 20050007325 | Kim et al. | Jan 2005 | A1 |
| 20050212560 | Hidaka | Sep 2005 | A1 |
| 20070139350 | Kawaguchi et al. | Jun 2007 | A1 |
| Number | Date | Country |
|---|---|---|
| 1777029 | May 2006 | CN |
| 2003-068083 | Mar 2003 | JP |
| 2004-219824 | Aug 2004 | JP |
| 2005-257804 | Sep 2005 | JP |
| WO 2004057760 | Jul 2004 | WO |
| Number | Date | Country | |
|---|---|---|---|
| 20090295780 A1 | Dec 2009 | US |
