The present disclosure relates generally to voltage regulation, in particular, in one or more embodiments, the present disclosure relates to an analog assisted digital switch regulator.
Memory devices are typically provided as internal, semiconductor, integrated circuit devices in computers or other electronic devices. There are many different types of memory including random-access memory (RAM), read only memory (ROM), dynamic random access memory (DRAM), synchronous dynamic random access memory (SDRAM), and flash memory.
Flash memory devices have developed into a popular source of non-volatile memory for a wide range of electronic applications. Flash memory devices typically use a one-transistor memory cell that allows for high memory densities, high reliability, and low power consumption. Changes in threshold voltage of the memory cells, through programming (which is often referred to as writing) of charge storage structures (e.g., floating gates or charge traps) or other physical phenomena (e.g., phase change or polarization), determine the data value of each cell. Common uses for flash memory include personal computers, tablet computers, digital cameras, digital media players, cellular telephones, solid state drives and removable memory modules, and the uses are growing.
The use of digital switch regulators for voltage regulation provides the benefit of higher bandwidth compared to other forms of voltage regulation. The switching power of digital switch regulators, however, increases as a function of the load current.
For the reasons stated above, and for other reasons stated below which will become apparent to those skilled in the art upon reading and understanding the present specification, there is a need in the art for alternative methods for digital switch regulation, and apparatus to perform such methods.
In the following detailed description, reference is made to the accompanying drawings that form a part hereof, and in which is shown, by way of illustration, specific embodiments. In the drawings, like reference numerals describe substantially similar components throughout the several views. Other embodiments may be utilized and structural, logical and electrical changes may be made without departing from the scope of the present disclosure. The following detailed description is, therefore, not to be taken in a limiting sense.
Digital switch regulators provide the benefit of higher bandwidth compared to other forms of voltage regulation. The switching power of digital switch regulators, however, increases as a function of the load current. Accordingly, this disclosure describes embodiments for reducing the switching power of digital switch regulators. The switching power of a digital switch regulator is reduced by adding an analog portion to the digital portion of the switch regulator as will be described below with reference to the following figures.
Memory device 100 includes power circuitry 102. Power circuitry 102 may include an analog assisted digital switch regulator that receives a supply voltage, e.g., VCC, and provides a regulated voltage for powering memory device 100. The analog assisted digital switch regulator uses less power than a digital switch regulator without an analog portion. In one example, the supply voltage VCC is between 2.7 volts and 3.6 volts or another suitable voltage depending on the application.
Memory device 100 includes an array of memory cells 104 logically arranged in rows and columns. Memory cells of a logical row are typically coupled to the same access line (commonly referred to as a word line) while memory cells of a logical column are typically selectively coupled to the same data line (commonly referred to as a bit line). A single access line may be associated with more than one logical row of memory cells and a single data line may be associated with more than one logical column. Memory cells (not shown in
A row decode circuitry 108 and a column decode circuitry 110 are provided to decode address signals. Address signals are received and decoded to access the array of memory cells 104. Memory device 100 also includes input/output (I/O) control circuitry 112 to manage input of commands, addresses and data to the memory device 100 as well as output of data and status information from the memory device 100. An address register 114 is in communication with I/O control circuitry 112 and row decode circuitry 108 and column decode circuitry 110 to latch the address signals prior to decoding. A command register 124 is in communication with I/O control circuitry 112 and control logic 116 to latch incoming commands.
An internal controller (e.g., control logic 116) controls access to the array of memory cells 104 in response to the commands and generates status information for the external processor 130, i.e., control logic 116 is configured to perform access operations in accordance with embodiments described herein. The control logic 116 is in communication with row decode circuitry 108 and column decode circuitry 110 to control the row decode circuitry 108 and column decode circuitry 110 in response to the addresses.
Control logic 116 is also in communication with a cache register 118. Cache register 118 latches data, either incoming or outgoing, as directed by control logic 116 to temporarily store data while the array of memory cells 104 is busy writing or reading, respectively, other data. During a program operation (e.g., write operation), data is passed from the cache register 118 to data register 120 for transfer to the array of memory cells 104; then new data is latched in the cache register 118 from the I/O control circuitry 112. During a read operation, data is passed from the cache register 118 to the I/O control circuitry 112 for output to the external processor 130; then new data is passed from the data register 120 to the cache register 118. A status register 122 is in communication with I/O control circuitry 112 and control logic 116 to latch the status information for output to the processor 130.
Memory device 100 receives control signals at control logic 116 from processor 130 over a control link 132. The control signals may include at least a chip enable CE#, a command latch enable CLE, an address latch enable ALE, and a write enable WE#. Additional control signals (not shown) may be further received over control link 132 depending upon the nature of the memory device 100. Memory device 100 receives command signals (which represent commands), address signals (which represent addresses), and data signals (which represent data) from processor 130 over a multiplexed input/output (I/O) bus 134 and outputs data to processor 130 over I/O bus 134.
For example, the commands are received over input/output (I/O) pins [7:0] of I/O bus 134 at I/O control circuitry 112 and are written into command register 124. The addresses are received over input/output (I/O) pins [7:0] of bus 134 at I/O control circuitry 112 and are written into address register 114. The data are received over input/output (I/O) pins [7:0] for an 8-bit device or input/output (I/O) pins [15:0] for a 16-bit device at I/O control circuitry 112 and are written into cache register 118. The data are subsequently written into data register 120 for programming the array of memory cells 104. For another embodiment, cache register 118 may be omitted, and the data are written directly into data register 120. Data are also output over input/output (I/O) pins [7:0] for an 8-bit device or input/output (I/O) pins [15:0] for a 16-bit device.
It will be appreciated by those skilled in the art that additional circuitry and signals can be provided, and that the memory device of
Additionally, while specific I/O pins are described in accordance with popular conventions for receipt and output of the various signals, it is noted that other combinations or numbers of I/O pins may be used in the various embodiments.
Memory array 200 might be arranged in rows (each corresponding to a word line 202) and columns (each corresponding to a bit line 204). Each column may include a string of series-coupled memory cells, such as one of NAND strings 2060 to 206M. Each NAND string 206 might be coupled to a common source 216 and might include memory cells 2080 to 208N. The memory cells 208 represent non-volatile memory cells for storage of data. The memory cells 208 of each NAND string 206 might be connected in series between a select transistor 210 (e.g., a field-effect transistor), such as one of the select transistors 2100 to 210M (e.g., that may be source select transistors, commonly referred to as select gate source), and a select transistor 212 (e.g., a field-effect transistor), such as one of the select transistors 2120 to 212M (e.g., that may be drain select transistors, commonly referred to as select gate drain). Select transistors 2100 to 210M might be commonly coupled to a select line 214, such as a source select line, and select transistors 2120 to 212M might be commonly coupled to a select line 215, such as a drain select line.
A source of each select transistor 210 might be connected to common source 216. The drain of each select transistor 210 might be connected to the source of a memory cell 2080 of the corresponding NAND string 206. For example, the drain of select transistor 2100 might be connected to the source of memory cell 2080 of the corresponding NAND string 2060. Therefore, each select transistor 210 might be configured to selectively couple a corresponding NAND string 206 to common source 216. A control gate of each select transistor 210 might be connected to select line 214.
The drain of each select transistor 212 might be connected to the bit line 204 for the corresponding NAND string 206. For example, the drain of select transistor 2120 might be connected to the bit line 2040 for the corresponding NAND string 2060. The source of each select transistor 212 might be connected to the drain of a memory cell 208N of the corresponding NAND string 206. For example, the source of select transistor 2120 might be connected to the drain of memory cell 208N of the corresponding NAND string 2060. Therefore, each select transistor 212 might be configured to selectively couple a corresponding NAND string 206 to a corresponding bit line 204. A control gate of each select transistor 212 might be connected to select line 215.
The memory array in
Typical construction of memory cells 208 includes a data-storage structure 234 (e.g., a floating gate, charge trap, etc.) that can determine a data value of the cell (e.g., through changes in threshold voltage), and a control gate 236, as shown in
A column of the memory cells 208 is a NAND string 206 or a plurality of NAND strings 206 coupled to a given bit line 204. A row of the memory cells 208 are memory cells 208 commonly coupled to a given word line 202. A row of memory cells 208 can, but need not include all memory cells 208 commonly coupled to a given word line 202. Rows of memory cells 208 may often be divided into one or more groups of physical pages of memory cells 208, and physical pages of memory cells 208 often include every other memory cell 208 commonly coupled to a given word line 202. For example, memory cells 208 commonly coupled to word line 202N and selectively coupled to even bit lines 204 (e.g., bit lines 2040, 2042, 2044, etc.) may be one physical page of memory cells 208 (e.g., even memory cells) while memory cells 208 commonly coupled to word line 202N and selectively coupled to odd bit lines 204 (e.g., bit lines 2041, 2043, 2045, etc.) may be another physical page of memory cells 208 (e.g., odd memory cells). Although bit lines 2043 2045 are not expressly depicted in
Although the example of
Digital switch regulator 246 receives a reference voltage (VREF) on signal path 248 and provides a regulated output voltage (VOUT) on signal path 244 based on the reference voltage and a feedback signal indicating the output voltage. Digital switch regulator 246 also provides a control signal (CS) to analog circuit 242 based on the duty cycle (i.e., switching frequency) of digital switch regulator 246. Digital switch regular 246 provides a first portion of the output current supplied to load 252 as indicated by first current (IDS1) on signal path 244. Analog circuit 242 provides a second portion of the output current supplied to load 252 as indicated by second current (IDS2) on signal path 244. In one example, the bandwidth of analog circuit 242 is at least one decade lower than the bandwidth of digital switch regulator 246 to ensure stability of analog assisted digital switch regulator 240.
Analog circuit 242 is controlled by the switching frequency of digital switch regulator 246 as indicated by the control signal on signal path 250. As the switching frequency and on duty of digital switch regulator 246 increases, analog circuit 242 supplies a greater portion of the current drawn by load 252, thereby reducing the portion of the current drawn by load 252 from digital switch regulator 246. In this way, the switching power of analog assisted digital switch regulator 240 is reduced compared to a digital switch regulator 246 without an analog circuit 242.
In operation, in response to the output voltage VOUT being greater than the reference voltage VREF, comparator 302 output a logic high signal on N1 signal path 304. The logic high signal on N1 signal path 304 is buffered by first inverter 306 and second inverter 310 to provide a logic high signal on N3 signal path 312. In response to the logic high signal on N3 signal path 312, transistor 316 turns off and does not supply current to the load. In response to the output voltage VOUT being less than the reference voltage VREF, comparator 302 outputs a logic low signal on N1 signal path 304. The logic low signal on N1 signal path 304 is buffered by first inverter 306 and second inverter 310 to provide a logic low signal on N3 signal path 312. In response to the logic low signal on N3 signal path 312, transistor 316 turns on to supply a current (IDS) to the load.
The following is a mathematical analysis for digital switch regulator 300. The equivalent loop delay Tloop of digital switch regulator 300 is given by:
Tloop=td1+td2+td3
where: td1 is dependent upon the slew rate or linear settling time of comparator 302;
For a fixed load current ILOAD, the pulse width Ttotal of the switching frequency of digital switch regulator 300 is given by:
Ttotal=Ton+Toff
where: Ton is the pulse on time; and
The current IDS supplied by digital switch regulator 300 is given by:
The Ton and Toff times can be simplified to provide:
The switching power of digital switch regulator 300 is given by:
The overshoot Vovershoot for when digital switch regulator 300 is turned on and the undershoot Vundershoot for when digital switch regulator 300 is turned off are given by:
The analog portion includes a first current source (I1) 342, a first transistor 346, a second current source (I2) 348, a capacitor (CP) 350, and a second transistor 352. In one example, first transistor 346 is an n-channel FET (nFET) and second transistor 352 is a pFET. One side of first current source 342 is electrically coupled to supply voltage 314. The other side of first current source 342 is electrically coupled to one side of the source-drain path of first transistor 346, one side of capacitor 350, and the gate of transistor 352 through PG2 signal path 344. The gate of first transistor 346 is electrically coupled to the output of inverter 306 through N2 signal path 308. The other side of the source-drain path of first transistor 346 is electrically coupled to one side of second current source 348. The other side of second current source 348 and the other side of capacitor 350 are electrically coupled to common or ground 324. The source-drain path of second transistor 352 is electrically coupled between supply voltage 314 and VOUT signal path 318. The various nodes of supply voltage 314 may supply the same voltage or different voltages. The second current source 348 is greater than the first current source 342. In one example, I1 is 10 μA, I2 is 20 μA, and CP is 1 pF or other suitable values depending on the application.
The digital portion of analog assisted digital switch regulator 340 operates similarly to digital switch regulator 300 previously described and illustrated with reference to
In response to the output voltage VOUT being less than the reference voltage VREF, comparator 302 outputs a logic low signal on N1 signal path 304. The logic low signal on N1 signal path 304 is inverted by first inverter 306 to provide a logic high signal on N2 signal path 308. In response to the logic high signal on N2 signal path 308, first transistor 346 turns on such that second current source 348 discharges capacitor 350. The discharging of capacitor 350 increases the current conduction of second transistor 352 to supply a current (IDS2) to the load.
The following is a mathematical analysis for analog assisted digital switch regulator 340. The current IDS2 is proportional to:
IDS2∝(Vcc−Vpg2) or (Vcc−Vpg2)2
where: Vpg2 is the voltage on PG2 signal path 344.
The ΔVpg2 is given by:
where: I1 is the current from first current source 342;
The slew rate is given by:
If the digital portion supplies the current to meet the load:
If the analog portion also supplies some current to meet the load in addition to the digital portion:
With reduced load on the digital portion, the power consumption of the analog assisted digital switch regulator is reduced by IDS2/Iload. If for example 80% of Iload is taken over by DC or low frequency current of IDS2, switching power is reduced by 80%, with added power from I1. The switching power for analog assisted digital switch regulator 340 is given by:
Based on the above equations, the switching power of analog assisted digital switch regulator 340 may be reduced compared to digital switch regulator 300 by reducing the current supplied to the load by the digital portion by IDS2, which is supplied by the analog portion.
The EN_UP signal is used to adjust the slew rate by enabling controllable current source 382 to assist first current source 342 in charging capacitor 350. Controllable current source 382 may be used to adjust a first speed at which capacitor 350 is charged. Accordingly, the time needed to charge capacitor 350 may be adjusted (e.g., decreased). The EN_DN signal is used to adjust the slew rate by enabling controllable current source 386 to assist second current source 348 in discharging capacitor 350. Controllable current source 386 may be used to adjust a second speed at which capacitor 350 is discharged. Accordingly, the time needed to discharge capacitor 350 may be adjusted (e.g., decreased).
The digital switch regulator signals include the VOUT (DSR) signal 432 on signal path 318, the N3 signal 434 on signal path 312, the IVCC (DSR) signal 436 indicating the current supplied to the load (i.e., IDS), and the IDSR signal 438 indicating the current consumed by the digital switch regulator 300. Chart 420 also includes the VOUT (ADSR) signal 440 for the analog assisted digital switch regulator superimposed over the VOUT (DSR) signal 442 for the digital switch regulator. Finally, chart 420 includes the LOAD signal 444.
As illustrated by chart 420, the digital switch regulator switches about four times faster than the analog assisted digital switch regulator to supply the 10 mA load current, thereby consuming more power. In this example, the average value of the IADSR signal 430 is 126 μA and the average value of the IDSR signal 438 is 350 μA. Accordingly, in this example, the analog assisted digital switch regulator provides a 64% switching power reduction compared to the digital switch regulator.
The digital switch regulator signals include the VOUT (DSR) signal 472 on signal path 318, the N3 signal 474 on signal path 312, the IVCC (DSR) signal 476 indicating the current supplied to the load (i.e., IDS), and the IDSR signal 478 indicating the current consumed by the digital switch regulator 300. Chart 460 also includes the VOUT (ADSR) signal 480 for the analog assisted digital switch regulator superimposed over the VOUT (DSR) signal 482 for the digital switch regulator. Finally, chart 460 includes the ILOAD signal 484.
As illustrated by chart 460, the digital switch regulator switches about five times faster than the analog assisted digital switch regulator to supply the 5 mA load current, thereby consuming more power. In this example, the average value of the IADSR signal 470 is 101 μA and the average value of the IDSR signal 478 is 302 μA. Accordingly, in this example, the analog assisted digital switch regulator provides a 67% switching power reduction compared to the digital switch regulator.
Although specific embodiments have been illustrated and described herein, it will be appreciated by those of ordinary skill in the art that any arrangement that is calculated to achieve the same purpose may be substituted for the specific embodiments shown. Many adaptations of the embodiments will be apparent to those of ordinary skill in the art. Accordingly, this application is intended to cover any adaptations or variations of the embodiments.
This Application is a Continuation of U.S. application Ser. No. 14/657,545, titled “ANALOG ASSISTED DIGITAL SWITCH REGULATOR,” filed Mar. 13, 2015, now U.S. Pat. No. 9,780,654 issued on Oct. 3, 2017, which is commonly assigned and incorporated herein by reference.
Number | Name | Date | Kind |
---|---|---|---|
6040686 | Schenkel | Mar 2000 | A |
9780654 | Pan | Oct 2017 | B2 |
20060186865 | Placa et al. | Aug 2006 | A1 |
20090212753 | Lou | Aug 2009 | A1 |
20090322295 | Scoones | Dec 2009 | A1 |
20120153909 | Bucossi et al. | Jun 2012 | A1 |
20130234684 | Chang et al. | Sep 2013 | A1 |
20130241289 | Ogawa et al. | Sep 2013 | A1 |
Number | Date | Country | |
---|---|---|---|
20180048234 A1 | Feb 2018 | US |
Number | Date | Country | |
---|---|---|---|
Parent | 14657545 | Mar 2015 | US |
Child | 15721985 | US |