Number | Date | Country | Kind |
---|---|---|---|
11-228710 | Aug 2000 | JP |
Number | Name | Date | Kind |
---|---|---|---|
5440515 | Chang et al. | Aug 1995 | A |
5610543 | Chang et al. | Mar 1997 | A |
5731727 | Iwamoto et al. | Mar 1998 | A |
5867432 | Toda | Feb 1999 | A |
5886946 | Ooishi | Mar 1999 | A |
5963502 | Watanabe et al. | Oct 1999 | A |
5986949 | Toda | Nov 1999 | A |
Number | Date | Country |
---|---|---|
3-125516 | May 1991 | JP |
Entry |
---|
Takanori Saeki, et al., “A 2.5ns Clock Access 250MHz 256Mb SDRAM with a Synchronous Mirror Delay”, ISSCC Digest of Technical Papers, pp. 374-375, Feb. 1996. |
Daeyum Shim, et al., “An Analog Synchronous Mirror Delay for High-Speed DRAM Application”, IEEE Journal of Solid-State Circuits, vol. 34, No. 4, pp. 484-493, Apr. 1999. |