Number | Date | Country | Kind |
---|---|---|---|
11-324202 | Nov 1999 | JP |
Number | Name | Date | Kind |
---|---|---|---|
3906247 | Heffner | Sep 1975 | |
4736118 | Fischer | Apr 1988 | |
5015892 | Parsi et al. | May 1991 | |
5867432 | Toda | Feb 1999 | |
5955905 | Idei et al. | Sep 1999 | |
5986949 | Toda | Nov 1999 | |
6034901 | Toda | Mar 2000 | |
6069508 | Takai | May 2000 | |
6121811 | Scott et al. | Sep 2000 | |
6194937 | Minami | Feb 2001 |
Entry |
---|
T. Saeki, et al., “A 2.5ns Clock Access 250MHz 256Mb SDRAM with a Synchronous Mirror Delay”, ISSCC Digest of Technical Papers, pp. 374-375, Feb. 1996. |
D. Shim, et al., “An Analog Synchronous Mirror Delay for High-Speed DRAM Application”, IEEE Journal of Solid-State Circuits, vol. 34, No. 4, Apr. 1999. |
U.S. application No. 09/628,449, filed Jul. 28, 2000; entitled “Analog Synchronization Circuit for Synchronizing External and Internal Clock Signals” to Haruki Toda, et al. |