K. Kattman, J. Barrow, “A Technique for Reducing Differential Non-Linearity Errors in Flash A/D Converters”, ISSC91/Session 10/High-Speed Data Acquisition/Paper TP 10.4, Feb. 14, 1991, pp. 170-171, 1991 IEEE International Solid-State Circuits Conference. |
K. Kusumoto, A. Matsuzawa, and K. Murata, “A 10-b 20-MHz 30-m W Pipelined Interpolating CMOS ADC”, IEEE Journal of Solid-State Circuits, Dec. 1993, pp. 1200-1206, vol. 28, No. 12. |
M. Ito, T. Miki, S. Hosotani, T. Kumamoto, Y. Yamashita, M. Kijima, T. Okuda, and K. Odada, “A 10 bit 20 MS/s 3 V Supply CMOS A/D Converter”, IEEE Journal of Solid-State Circuits, Dec. 1994, pp. 1531-1536, vol. 29, No.12. |
K. Nakamura, M. Hotta, L.R. Carley, and D.J. Allstot, “An 85 mW, 10 b, 40 Msample/s CMOS Parallel-Pipelined ADC”, IEEE Journal of Solid-State Circuits, Mar. 1995, pp. 173-183, vol. 30, No. 3. |
R. Van De Plassche, Integrated Anaolg-to-Digital and Digital-to-Analog Converters, 1994, pp. 217-222, Kluwer Academic Publishers, The Netherlands. |
R. Van De Plassche, Integrated Analog-to-Digital and Digital-to-Analog Converters, 1994, pp. 148-187, Kluwer Academic Publishers, The Netherlands. |