A. Chatterjee, D. Rogers, J. McKee, I. Ali, S. Nag, and I.-C. Chen, A Shallow Trench Isolation using LOCOS Edge for Preventing Corner Effects for 0.25/0.18μm CMOS Technologies and Beyond, IEDM, 1996 pp. 829-832. |
H. Watanabe, K. Shimizu, Y. Takeuchi, and S. Aritome, Corner-Rounded Shallow Trench Isolation Technology to Reduce the Stress-Induced Tunnel Oxide Leakage Current for Highly Reliable Flash Memories, IEDM, 1996 pp. 833-836. |
M.H. Park, S. H. Hong, S.J. Hong, T. Park, S. Song, J.H. Park, H. S. Kim, Y.G. Shin, H.K. Kang, and M.Y. Lee, Stress Minimization in Deep Sub-Micron Full CMOS Devices by Using an Optimized Combination of Trench Filling CVD Oxides, IEDM, 1997 pp. 669-672. |
K. Ishimaru, F. Matsuoko, M. Takahashi, M. Nishigohri, Y. Okayama, Y. Unno, M. Yabuki, K. Umezawa, N. Tsuchiya, O. Fujii, and M. Kinugawa, Mechanical Stress Induced MOSFET Punch-through and Process Optimization for Deep Submicron TEOS-O3 filled STI Device, Symposium on VLSI Technology Digest of Technical Papers, 1997 pp. 123-124. |
T. Ogura, T. Yamamoto, Y. Saito, Y. Hayashi, and T. Mogami, A Shallow Trench Isolation with SiN Guard-Ring for Sub-Quarter Micron CMOS Technologies, Symposium on VLSI Technology Digest of Technical Papers, 1998 pp. 210-211. |