Takashi Hori, "1/4 .mu.m Large-Tilt-Angle Implanted Drain (LATID) Device Technology", National Technical Report (Matsushita Electric Industry Co.), vol. 36, No. 4, pp. 84-89, Aug. 1990. |
M. J. Deen & Jing Wang, "Design Considerations for the Operation of CMOS Inverters at Cryogenic Temperatures", Proceedings of the Symposium on Low Temperature Electronics and High Temperature Superconductors, Oct. 19-23, 1987, Electrochem. Soc., pp. 108-116, 1989. |
D. E. DeBar, "Dynamic Substrate Bias to Achieve Radiation Hardening", vol. 25, No. 11A, Apr. 1983 pp. 5829-5830. |
G. C. Luckett, "Substrate Voltage Generator with Compensation for Depletion-Mode and Enhancement-mode Field-Effect Transistors", Dec. 1981, pp. 3537-3538. |
P. Pleshko et al, "MOS Transistor Electronic Stabilization of Thresholds," vol. 10, No. 3 Aug. 1967 pp. 336-337. |