Claims
- 1) A bus agent comprising:
a controller to read a transaction request for data issued from a requesting agent, the controller to cause assertion of a data bus power control signal in response to the request, the data bus power control signal to enable a set of input data sense amplifiers of the requesting agent, prior to the requesting agent receiving the data.
- 2) The bus agent of claim 1, wherein the controller is to cause deassertion of the data bus power control signal to disable the set of input data sense amplifiers, the controller to cause the deassertion based on a completion of a data transfer.
- 3) The bus agent of claim 1, wherein the controller is to cause deassertion of the data bus power control signal to disable the set of input data sense amplifiers, the controller to cause the deassertion based a completion of a data transfer and if no data is scheduled to be sent to the requesting agent within a predetermined clock period.
- 4) The bus agent of claim 1, wherein the controller is to determine a data delivery period associated with the request, the controller is to cause assertion of the data bus power control signal a predetermined number of clocks prior to the data delivery period.
- 5) The bus agent of claim 1, wherein the bus agent is a chipset.
- 6) The bus agent of claim 1, wherein the bus agent is a memory controller.
- 7) The bus agent of claim 1, wherein the requesting agent is a processor.
- 8) The bus agent of claim 1, wherein the controller is to determine a data delivery period associated with the request, the controller is to cause assertion of the data bus power control signal at least two clock periods prior to the data delivery period.
- 9) A bus agent comprising:
an interface to a bus, the interface to cause assertion of a data bus power control signal in response to a separate agent on the bus requesting data, the data bus power control signal to allow a set of input data sense amplifiers of a requesting agent to receive data.
- 10) The bus agent of claim 9, wherein the interface is to cause deassertion of the data bus power control signal to disable the set of input data sense amplifiers, the interface to cause the deassertion based on a completion of a data transfer.
- 11) The bus agent of claim 9, wherein the interface is to cause deassertion of the data bus power control signal to disable the set of input data sense amplifiers, the interface to cause the deassertion based on a completion of a data transfer and if no data is scheduled to be sent to the requesting agent within a predetermined clock period.
- 12) The bus agent of claim 9, wherein the bus agent is to determine a data delivery period associated with the request, and the bus agent is to cause assertion of the data bus power control signal a predetermined number of clock periods prior to the data delivery period.
- 13) The bus agent of claim 12, wherein the predetermined number of clock periods is at least 2 clock periods.
- 14) The bus agent of claim 9, wherein the bus agent is a chip set.
- 15) The bus agent of claim 9, wherein the bus agent is a memory controller.
- 16) The bus agent of claim 9, wherein the requesting agent is a processor.
- 17) A bus agent comprising:
an input buffer having a set of input data sense amplifiers; and the sense amplifiers are coupled to a data bus power control signal, the sense amplifiers are caused to be enabled to receive data from an external bus in response to assertion of the data bus power control signal, prior to the agent receiving requested data.
- 18) The bus agent of claim 17, wherein the input data sense amplifiers are caused to be disabled in response to deassertion of the data bus power control signal, after the bus agent has received the data.
- 19) The bus agent of claim 17, wherein the data bus power control signal is caused to be asserted and caused to be deasserted by separate a bus agent coupled to the external bus.
- 20) The bus agent of claim 17, wherein the bus agent is to cause issuance of a request for data.
- 21) The bus agent of claim 17, wherein the bus agent is a processor.
- 22) The bus agent of claim 17, wherein the separate bus agent is a chipset.
- 23) The bus agent of claim 17, wherein the separate bus agent is a memory controller.
- 24) The bus agent of claim 17, wherein the sense amplifiers are caused to be enabled to receive data from an external bus in response to assertion of the data bus power control signal at least two clock periods prior to the bus agent receiving requested data.
- 25) The bus agent of claim 17, wherein the sense amplifiers are caused to be disabled in response to deassertion of the data bus power control signal after the bus agent has received the data and if no data is scheduled to be sent to the bus agent within a predetermined clock period.
- 26) A method comprising:
reading a transaction request for data issued from a requesting agent; and in response to the request, asserting a data bus power control signal to enable a set of input data sense amplifiers of the requesting agent, prior to the requesting agent receiving the data.
- 27) The method of claim 26, deasserting the data bus power control signal to disable the set of input data sense amplifiers, after completion of a data transfer.
- 28) The method of claim 26, deasserting the data bus power control signal to disable the set of input data sense amplifiers, after completion of a data transfer and if no data is scheduled to be sent to the requesting agent within a predetermined clock period.
- 29) The method of claim 26, further including determining a data delivery period associated with the request.
- 30) The method of claim 29, wherein the asserting the data bus power control signal includes asserting the data bus power control signal a predetermined number of clock periods prior to the data delivery period.
- 31) The method of claim 29, wherein the asserting the data bus power control signal includes asserting the data bus power control signal at least two clock periods prior to the data delivery period.
- 32) The method of claim 26, wherein the method is performed by a chipset.
- 33) The method of claim 26, wherein the method is performed by a memory controller.
- 34) The method of claim 26, wherein the requesting agent is a processor.
- 35) A method comprising:
issuing a request for data; and in response to detecting assertion of a data bus power control signal, enabling a set of input sense amplifiers to receive the data from an external bus, prior to receiving requested data.
- 36) The method of claim 35, further including, in response to detecting deassertion of the data bus power control signal, disabling the input sense amplifiers.
- 37) The method of claim 35, further including, in response to detecting deassertion of the data bus power control signal, disabling the input sense amplifiers, after the data has been received and if no data is scheduled to be received within a predetermined clock period.
- 38) The method of claim 35, further including enabling the sense amplifiers to receive data from an external bus in response to detecting assertion of the data bus power control signal a predetermined number of clock periods prior to receiving requested data.
- 39) The method of claim 35, further including enabling the sense amplifiers to receive data from an external bus in response to detecting assertion of the data bus power control signal at least two clock periods prior to receiving requested data.
- 40) The method of claim 35, wherein the method is performed by a processor.
- 41) The method of claim 35, wherein the detecting assertion of the data bus power control signal includes detecting assertion of the data bus power control signal that was caused to be asserted by a chipset.
- 42) The method of claim 35, wherein the detecting assertion of the data bus power control signal includes detecting assertion of the data bus power control signal that was caused to be asserted by a memory controller.
- 43) An article comprising a machine readable carrier medium carrying data which, when loaded into a computer system memory in conjunction with simulation routines, provides functionality of a model comprising:
a controller, coupled to the bus interface, the controller to read a transaction request for data issued from a requesting agent, the controller to cause assertion of a data bus power control signal in response to the request, the data bus power control signal to enable a set of input data sense amplifiers of the requesting agent, prior to the requesting agent receiving the data.
- 44) The article of claim 43, wherein the controller is to cause deassertion of the data bus power control signal to disable the set of input data sense amplifiers, the controller to cause the deassertion based on a completion of a data transfer.
- 45) The article of claim 43, wherein the controller is to cause deassertion of the data bus power control signal to disable the set of input data sense amplifiers, the controller to cause the deassertion based on a completion of a data transfer and if no data is scheduled to be sent to the requesting agent within a predetermined clock period.
- 46) The article of claim 43, wherein the controller is to determine a data delivery period associated with the request, the controller is to cause assertion of the data bus power control signal a predetermined number of clocks prior to the data delivery period.
- 47) The article of claim 43, wherein the controller is to determine a data delivery period associated with the request, the controller is to cause assertion of the data bus power control signal at least two clock periods prior to the data delivery period.
- 48) An article comprising a machine readable carrier medium carrying data which, when loaded into a computer system memory in conjunction with simulation routines, provides functionality of a model comprising:
an input buffer having a set of input data sense amplifiers; and the sense amplifiers are coupled to a data bus power control signal, the sense amplifiers are caused to be enabled to receive data from an external bus in response to assertion of the data bus power control signal, prior to the agent receiving requested data.
- 49) The article of claim 48, wherein the input data sense amplifiers are caused to be disabled in response to deassertion of the data bus power control signal.
- 50) The article of claim 48, wherein the data bus power control signal is caused to be asserted and caused to be deasserted by a separate a bus agent coupled to the external bus.
- 51) The article of claim 48, wherein the sense amplifiers are caused to be enabled to receive data from an external bus in response to assertion of the data bus power control signal at least two clock periods prior to the bus agent receiving requested data.
- 52) The article of claim 48, wherein the sense amplifiers are caused to be disabled in response to deassertion of the data bus power control signal after the bus agent has received the data and if no data is scheduled to be sent to the bus agent within a predetermined clock period.
- 53) A system comprising:
a chipset comprising: a controller, coupled to the bus interface, the controller to read a transaction request for data issued from a requesting agent, the controller to cause assertion of a data bus power control signal in response to the request, the data bus power control signal to enable a set of input data sense amplifiers of the requesting agent, prior to the requesting agent receiving the data; and a processor comprising: an input buffer having a set of input data sense amplifiers; and the sense amplifiers are coupled to a data bus power control signal, the sense amplifiers are caused to be enabled to receive data from an external bus in response to assertion of the data bus power control signal, prior to the agent receiving requested data.
- 54) The system of claim 53, wherein the controller of the chipset is to cause deassertion of the data bus power control signal to disable the set of input data sense amplifiers, the controller to cause the deassertion based on a completion of a data transfer.
- 55) The system of claim 53, wherein the controller of the chipset is to cause deassertion of the data bus power control signal to disable the set of input data sense amplifiers, the controller to cause the deassertion based on a completion of a data transfer and if no data is scheduled to be sent to the requesting agent within a predetermined clock period.
- 56) The system of claim 53, wherein the controller of the chipset is to determine a data delivery period associated with the request, the controller is to cause assertion of the data bus power control signal a predetermined number of clocks prior to the data delivery period.
- 57) The system of claim 53, wherein the input data sense amplifiers of the processsor are caused to be disabled in response to deassertion of the data bus power control signal.
- 58) The system of claim 53, wherein the input data sense amplifiers of the processor are caused to be disabled in response to deassertion of the data bus power control signal after the bus agent has received the data and if no data is scheduled to be sent to the bus agent within a predetermined clock period.
- 59) The system of claim 53, wherein the input data sense amplifiers of the processor are caused to be enabled to receive data from an external bus in response to assertion of the data bus power control signal at least two clock periods prior to the bus agent receiving requested data.
CROSS-REFENCED APPLICATIONS
[0001] The present application is related to co-pending application entitled “An Apparatus and Method For Address Bus Power Control”, filed on Dec. 11, 2002, and assigned application Ser. No. ______, Attorney Docket No. 42.P15268.