This application claims the benefit of the Korean Patent Application No. 2005-0099262, filed on Oct. 20, 2005, which is hereby incorporated by reference as if fully set forth herein.
1. Field
An apparatus and a method that drives an LCD device are provided.
2. Related Art
Generally, liquid crystal display (LCD) devices adjust light transmittance of liquid crystal cells to display images, according to video signals. An LCD device of an active matrix type with switching elements that are formed in each liquid crystal cell, are widely used to display images thereon. The active matrix type LCD device mainly employs thin film transistors (TFT) as the switching elements.
Referring to
The image display unit 2 includes a transistor array substrate and a color filter array substrate, which are bound with each other in a state where they face one another. Spacers are located between two array substrates to maintain the cell gap therebetween. The liquid crystal is filled in the space formed by the spacers between the two array substrates.
The image display unit 2 includes TFTs that are formed in areas that are defined by n-th gate liens GL1 to GLn and m-th data lines DL1 to DLm, and the liquid crystal cells connected to the TFTs. The TFTs respond to scan pulses from the gate lines GL1 to GLn and provide analog video signals from the data lines DL1 to DLm to the liquid crystal cells. The liquid crystal cells are composed of a common electrode and pixel electrodes connected to the TFTs, in which the common electrode and the pixel electrode face one another with respect to a liquid crystal layer. Therefore, the liquid crystal cells can be described as a liquid crystal capacitor Clc in an equivalent circuit. Such a liquid crystal cell includes a storage capacitor Cst that is connected to a previous stage gate line in order to maintain an analog video signal that is charged in a liquid crystal capacitor Clc until the next analog video signals are charged therein.
The timing controller 8 arranges the data RGB inputted from the outside to comply with the driver of the image display unit 2 and then provides it to the data driver 4. The timing controller 8 generates a data control signal DCS and a gate control signal GCS, using a dot clock DCLK, a data enable signal DE, and horizontal and vertical synchronous signals Hsync and Vsync. The data control signal DCS and a gate control signal GCS are used to control driving timings of the data driver 4 and the gate driver 6, respectively.
The gate driver 6 includes shift registers that sequentially generate scan pulses, or gate high pulses, in response to a gate start pulse GSP and a gate shift clock GSC in the gate control signal GCS from the timing controller 8. Such a gate driver 6 sequentially provides gate high pulses to the gate lines GL of the image display 2 to turn on the TFTs connected to the gate lines GL.
The data driver 4 converts an arranged data signal Data to an analog video signal. The arranged data signal Data is outputted from the timing controller 8 according to the data control signal DCS that is provided from the timing controller 8. The data driver 4 provides analog video signals that correspond to one horizontal line to the data lines DL each time a scan pulse is provided thereto, or each one horizontal period. The data driver 4 selects a gamma voltage that has a certain level according to gray levels of the data signal Data, and then provides the selected gamma voltage to the data lines DL1 to DLm. The data driver 4 reverses the polarity of the analog video signal, which is provided to the data lines DL in response to a polarity control signal POL.
The related art LCD driving apparatus's response speed is slow because of characteristics such as inherent viscosity and elasticity of liquid crystal. Although the liquid crystal response speed depends on, for example, physical properties of liquid crystal material and a cell gap, generally, the rising time of liquid crystal is 20˜80 ms and falling time of liquid crystal is 20˜30 ms. Because this response speed is longer than one frame period (16.67 ms in National Television Standards Committee (NTSC)) of a moving image, as shown in
Since a present frame for images, which are presently displayed on the image display unit, affects a next frame, a motion blurring phenomenon appears on the images displayed on the image display unit, as shown in
Therefore, the related art LCD driving apparatus and method have a decreased contrast ratio and thus image quality deteriorates, due to a motion blurring phenomenon generated in the displayed images.
In order to prevent such a motion blurring phenomenon in the relate art LCD device, an over-driving apparatus, which can modulate data signals for enhancing a liquid crystal response speed, is proposed.
Referring to
The look up table 54 records modulated data to be converted to a voltage greater than that of the data RGB of the present frame Fn in order to enhance the liquid crystal response speed, in which the voltage corresponds to a gray level of rapidly changed images.
Since the related art over-driving apparatus applies a voltage greater than that of a real data to a liquid crystal layer, using the look up table, as shown in
The related art over-driving apparatus enhances the liquid crystal response speed using a modulated data R′G′B′, such that a motion blurring phenomenon of displayed images can be reduced.
When the related art LCD device displays images using the over-driving apparatus, the displayed images are not clear due to a motion blurring phenomenon which occurs at the boundary parts A and B of each displayed image, as shown in
An apparatus and method that drives an LCD device is provided.
An apparatus that drives an LCD device comprises an image display unit that includes LC cells that are formed in areas defined by a plurality of gate lines and a plurality of data lines. A data driver provides analog video signals to the data lines. A gate driver provides scan pulses to the gate lines. A data converter determines still images and moving images between adjacent frames of input data and generates modulated data that generates only undershoot at a boundary that is part of the still images and the moving images. A timing controller arranges the modulated data to provide it to the data driver and drives the data driver and the gate driver.
A method for driving an LCD device with an image display unit that includes liquid crystal cells that are formed areas that are defined by a plurality of gate lines and a plurality of data lines. The method comprises the steps of determining still images and moving images between adjacent frames of input data, and generating modulated data which generates only undershoot in a boundary part of the still images and the moving images; providing scan pulses to the respective gate lines; and converting the modulated data to analog video signals such that the signals are synchronized with the scan pulses, and providing the signals to the respective data lines.
It is to be understood that both the foregoing general description and the following detailed description are exemplary and explanatory and are only intended to provide further explanation of the embodiments as claimed.
The accompanying drawings, which are included to provide a further understanding of the embodiments and are incorporated in and constitute a part of this application. In the drawings:
Referring to
The image display unit 102 includes a transistor array substrate and a color filter array substrate, which are bound to each other in a state where they face one another. Spacers are located between two array substrates to maintain the cell gap. Liquid crystal is disposed in the space formed by the spacers between the two array substrates.
The image display unit 2 includes TFTs that are formed in areas defined by n-th gate lines GL1 to GLn and m-th data lines DL1 to DLm, and the liquid crystal cells connected to the TFTs. The TFTs respond to scan pulses from the gate lines GL1 to GLn and provide analog video signals from the data lines DL1 to DLm to the liquid crystal cells. The liquid crystal cells are composed of a common electrode and pixel electrodes connected to the TFTs, in which the common electrode and the pixel electrode face one another with respect to a liquid crystal layer. The liquid crystal cells can be described as a liquid crystal capacitor Clc in an equivalent circuit. A liquid crystal cell includes a storage capacitor Cst connected to a previous stage gate line in order to maintain an analog video signal charged in a liquid crystal capacitor Clc until the next analog video signals are charged.
The data converter 110 determines still images and moving images of data RGB using previous frame data and present frame data, which are inputted from the outside, and detects motion vectors in data of the moving images. The data converter 110 filters the data RGB to generate undershoot only at the boundary part of the still images, based on the motion vector, and generates modulated data R′G′B′. The data converter 110 provides the generated modulated data R′G′B′ to the timing controller 108. The data converter 110 divides the inputted data RGB into still images and moving images, offsets a low pass effect caused by sense of view of moving image through a filtering process, and spatially modulates the inputted data RGB to generate the modulated data R′G′B′. The data converter 110 is operated not to modulate the original still images as it accentuates boundary parts in only the still images of the inputted data, but does not amplify noises in other parts of the still images except for the boundary parts.
The timing controller 108 arranges the modulated data RGB provided from the data converter 110 to comply with drive of the image display unit 102 and then provides it to the data driver 104. The timing controller 108 generates a data control signal DCS and a gate control signal GCS, using a dot clock DCLK, a data enable signal DE, and horizontal and vertical synchronous signals Hsync and Vsync, to control driving timings of the data driver 104 and the gate driver 106, respectively.
The gate driver 106 includes shift registers that sequentially generate scan pulses, or gate high pulses, in response to the gate start pulse GSP and the gate shift clock GSC in the gate control signal GCS from the timing controller 108. Such a gate driver 106 sequentially provides gate high pulses to the gate lines GL of the image display 102 to turn on the TFTs connected to the gate lines GL.
The data driver 104 converts arranged data signal Data to analog video signal, in which the arranged data signal Data is outputted from the timing controller 108 according to the data control signal DCS that is provided from the timing controller 108. The data driver 104 provides analog video signals that correspond to one horizontal line to the data lines DL each time a scan pulse is provided thereto, or each one horizontal period. The data driver 104 selects a gamma voltage that has a certain level according to gray levels of the data signal Data to generate analog video signals, and then provides the generated analog video signals to the data lines DL1 to DLm, respectively. The data driver 104 reverses the polarity of the analog video signals, which are provided to the data lines DL in response to a polarity control signal POL.
Referring to
The inverse-gamma converter 200 performs a linear transformation of the data RGB into first data Ri, Gi and Bi, using the following equation (1), in which the data (RGB) that is inputted from the outside is a signal processed by gamma correction in consideration of output characteristics of a cathode ray tube
Ri=Rλ
Gi=Gλ
Bi=Bλ (1)
The luminance/chrominance separator 210 divides the first data Ri, Gi and Bi into a luminance component Y and chrominance components U and V. The luminance component Y and the chrominance components U and V can be acquired by the following equation (2) to (4).
Y=0.229×Ri+0.587×Gi+0.114×Bi (2)
U=0.493×(Bi−Y) (3)
V=0.887×(Ri−Y) (4)
The luminance/chrominance separator 210 provides the luminance component Y and the chrominance components U and V, which are separated from the first data Ri, Gi and Bi through equations (2) to (4), to the image modulator 230, respectively.
The image modulator 230 determines still images and moving images using the luminance components for the previous frame data and a present frame data, which are provided from the luminance/chrominance separator 210, and detects motion vectors from the moving images. The image modulator 230 filters the data RGB such that undershoot can be generated at the boundary part of the still images according to the motion vector, and provides the modulated luminance component Y′ to the mixer 240.
The delay unit 220 delays the chrominance components U and V based on frame units to generate delayed chrominance components UD and VD, while the image modulator 230 filters the luminance component Y based on frame units. The delay unit 220 provides the delayed chrominance components UD and VD to the mixer 240. The delayed chrominance components UD and VD are synchronized with the modulated luminance component Y′.
The mixer 240 mixes the modulated luminance component Y′ provided from the image modulator 230 with the chrominance components UD and VD provided from the delay unit 220 to generate second data Ro, Go and Bo. The second data Ro, Go and Bo are obtained from the following equations (5) to (7).
Ro=Y′+0.000×UD+1.140×VD (5)
Go=Y′−0.396×UD−0.581×VD (6)
Bo=Y′+2.029×UD+0.000×VD (7)
The gamma converter 250 performs gamma correction to convert the second data Ro, Go and Bo to the modulated data R′G′B′ according to the following equation (8), in which the second data Ro, Go and Bo are provided from the mixer 240.
R′=(Ro)1/λ
G′=(Go)1/λ
B′=(Bo)1/λ (8)
The gamma converter 250 performs gamma correction to convert the second data Ro, Go and Bo to the modulated data R′G′B′ that complies with a drive circuit of the image display unit 102, using the look up table, and then provides the gamma correction result to the timing controller 108.
The data converter 110 determines still images and moving images between adjacent frames of the data inputted from the outside, filters the luminance component Y such that undershoot can be generated at the boundary part of the still images, and modulates the images. Therefore, the motion blurring phenomenon that is generated at the boundary part of the moving direction of the still images can be prevented.
Referring to
The line memory unit 300 stores the luminance component based on at least 3 horizontal line units, using at least 3 line memories each of which stores a luminance component based on one horizontal line unit, in which the luminance component is provided from the luminance/chrominance separator 210. The line memory unit 300 provides the luminance component Y that is based on i×i block units (i is a positive integer greater than 3) to the low pass filter 310.
The low pass filter 310 receives the luminance component that is based on i×i block units from the line memory unit and performs low pass filtering for the luminance component and provides the signal to the motion filter 370. The low pass filter 310 widely expends dispersion size of Gaussian distribution for the luminance component Y based on i×i block units using the luminance component Y based on i×i block units. Therefore, the luminance component Y that is filtered by the low pass filter 310, makes images smooth.
The first and second frame memories 320 and 330 store luminance components based on frame units, in which the luminance components are provided from the luminance/chrominance separator 210.
The block motion detector 340 compares luminance component Y of a present frame Fn, which is provided from the luminance/chrominance separator 210, with luminance component Y of a previous frame Fn−1, which is provided from the first frame memory 320, based on i×i block units, to detect the motion vectors X and Y that include X-axis and Y-axis displacements for motion, based on i×i block units.
The pixel motion detector 350 compares the luminance component Y of the present frame Fn, which is provided from the luminance/chrominance separator 210, with the luminance component Y of the previous frame Fn−1, which is provided from the second memory 330, based on pixel units, to generate a motion signals Sm of the pixel units and to provide the motion signals Sm to the gain value setting unit 360. The motion signals Sm is in a first logic state (High) when there is a movement between the present invention frame Fn and the previous frame Fn−1. Otherwise it is in a second logic state (Low).
The gain value setting unit 360 sets a gain value G that sets motion speed using the motion vectors X and Y from the block motion detector 340 and the motion signals Sm from the pixel motion detector 350. The gain value setting unit 360 sets motion direction Md using the motion vectors X and Y of the block motion detector 340.
If the motion signal Sm is in the first logic state, the gain value setting unit 360 sets the gain value G in response to the motion vectors X and Y as expressed by the following equation (9) and then provides the gain value G to the motion filter 370 and the multiplier 380. Since the gain value G is determined by X-axis displacement and Y-axis displacement of motion, the larger the gain value the more the motion speed is increased.
The gain value setting unit 360 detects motion direction Md based on i×i block units according to the X-axis and Y-axis displacements of motion when the motion signals Sm is in the first logic state, and provides the motion direction Md to the motion filter 370. The motion direction of a block unit of i×i is determined by any one of eight displacements of a moving image displayed by the previous frame Fn−1 and the current frame Fn, such as left side to right side, upper side to lower side, left upper corner to right lower corner, and left lower corner to right upper corner.
The gain value G is set to ‘0’ when the motion signals Sm is in the second logic state, and detects the motion direction Md as ‘0’ and provides it to the multiplier 380.
As shown in
The adder 322 adds a luminance component Yf of peripheral regions except for the center portion of the luminance component Yf based on i×i block units, which are filtered using the low pass filter 310, and provides the added luminance component Ya to the comparator 324.
The comparator 324 compares the luminance component Yc of the center portion in a luminance component Yf based on i×i block units, which are filtered using the low pass filter 310, with the added luminance component Ya of the adder 322 to generate comparison signal Cs. The generated comparison signal Cs is provided to the Gaussian filter 326 and the sharpness filter 328. The comparison signal Cs is in a first logic state (High) when the luminance component Yc of the center portion is greater than the added luminance component Ya. Otherwise, the comparison signal Cs is in a second logic state (Low).
The Gaussian filter 326 filters such that summation of a luminance component Yf based on i×i block units is ‘1’, in which the luminance component Yf is processed by low pass filtering in the low pass filter 310, according to the Gain value G provided from the gain value setting unit 360, when the comparison signal Cs from the comparator 324 is in the first logic state. The Gaussian filter 326 provides the filtered result to the multiplier 380. Therefore, the Gaussian filter 326 filters the luminance component based on i×i block units to minimize overshoot generated in the luminance component Yf based on i×i block units, such that the filter result is smooth.
The sharpness filter 328 filters such that summation of a luminance component Yf based on i×i blocks unit is ‘0’, in which the luminance component Yf is filtered using the low pass filter 310, according to the Gain value G provided from the gain value setting unit 360 and a motion direction Md, when the comparison signal Cs from the comparator 324 is in the second logic state. The Gaussian filter 326 provides the filtering result to the multiplier 380. The summation of the luminance component Ym based on i×i block units, which is filtered in the sharpness filter 328, is ‘0’, because the luminance component at the center portion has a value (+), which is greater than that of the luminance component at the peripheral portion of the center portion, but the luminance component at the peripheral portion has a value (−), which is less than that of the luminance component at the center portion. Therefore, the sharpness filter 328 filters the luminance component Yf based on i×i block units such that overshoot is generated in the luminance component Yf based on i×i block units according to the gain value G and the motion direction Md.
The motion filter 370 filters the luminance component Yf based on i×i block units, which is filtered by the low pass filter 310 such that undershoot can be generated at the boundary part of the still images and the moving images according to the motion speed Ms from the block motion detector 340 and overshoot can be minimized therein.
The multiplier 380 multiplies a luminance component Ym that is filtered in the motion filter 370 by the gain value G from the gain value setting unit 360 to generate modulated luminance component Y′, and then provides the modulated luminance component Y′ to the mixer 240. Therefore, the magnitude of the undershoot of the modulated luminance component Y′ is adjusted according to the gain value G, in which the undershoot is generated at the boundary part of the still images and the moving images.
When all luminance components Y of original images are processed by the sharpness filtering, undershoot (black portion) and overshoot (white portion) as shown in
The image modulator 230 modulates the luminance component Y such that only undershoot appears at the boundary part of the still images and the moving images are clearly outlined, with black lines, at the boundary parts, except for overshoot (white portion) at the boundary part which is sensitive to viewer perception. For example, as shown in
The LCD driving apparatus detects movement of moving images as shown in
Referring to
As shown in
The data converter 410, as shown in
Since the data converter 410 shown in
The look up table 464 records the second modulated data MR, MG and MB converted to a voltage greater than that of the first modulated data R′G′B of the present frame Fn in order to enhance the liquid crystal response speed, in which the voltage corresponds to a gray level of rapidly changed images.
The mixer 466 mixes the first modulated data R′G′B′of the present frame Fn with the second modulated data MR, MG and MB and provides it to the timing controller 108.
Since the over-driving circuit 460 converts the first modulated data R′G′B′ of the present frame Fn to the second modulated data MR, MG and MB using the look up table 464, and mixes the first modulated data R′G′B′ with the second modulated data MR, MG and MB to enhance an liquid crystal response speed, the motion blurring phenomenon can be prevented.
As described above, the apparatus and method that drives an LCD device can implement stereoscopic moving images, as images are filtered and modulated, according to motion speed and direction of the images to generate only undershoot in the boundary parts of the still images and the moving images, and thus the still images and the moving images are naturally divided, such that the moving images are clearly shown.
The apparatus and method that drives an LCD device can remove the motion blurring phenomenon using an algorithm without any modification of panel design and hardware. In addition, clear moving images can be provided and still stereoscopic images can be provided without noise.
It will be apparent to those skilled in the art that various modifications and variations can be made without departing from the spirit or scope of the embodiments. Thus, it is intended that the present embodiments covers the modifications and variations, provided they come within the scope of the appended claims and their equivalents.
Number | Date | Country | Kind |
---|---|---|---|
10-2005-0099262 | Oct 2005 | KR | national |
Number | Name | Date | Kind |
---|---|---|---|
6556180 | Furuhashi et al. | Apr 2003 | B1 |
7400311 | Park et al. | Jul 2008 | B2 |
20050052386 | Kwon et al. | Mar 2005 | A1 |
20060072031 | Min | Apr 2006 | A1 |
20060274335 | Wittenstein | Dec 2006 | A1 |
20070001933 | Suzuki et al. | Jan 2007 | A1 |
20070152934 | Maeda | Jul 2007 | A1 |
Number | Date | Country |
---|---|---|
57-94267 | Jun 1982 | JP |
05-022633 | Jan 1993 | JP |
07-199856 | Aug 1995 | JP |
2003-050574 | Feb 2003 | JP |
2003-345285 | Dec 2003 | JP |
2005-043864 | Feb 2005 | JP |
2005-527163 | Sep 2005 | JP |
02104005 | Dec 2002 | WO |
Number | Date | Country | |
---|---|---|---|
20070097058 A1 | May 2007 | US |