Apparatus for reducing reflections when using dynamic termination logic signaling

Abstract

An information handling system includes a plurality of transmission lines coupled together at one end through resistance elements having a particular resistance, a driver circuit coupled to one of the transmission lines, a plurality of receiver circuits individually coupled to distinct ones of the transmission lines for resolving the signals, and on-chip termination resistors having a resistance corresponding to the characteristic impedance and that can be coupled or decoupled from the output node by on-chip circuitry. In this embodiment, the termination resistors are separate and distinct from driver circuitry. However, when the node is in a receive configuration, its corresponding termination resistor is tied to the transmission line at that node, and its corresponding driver circuit presents a high impedance output to that node. A second embodiment provides driver circuits having particular on-chip pull-up and pull-down resistances, one of the either the pull-up or pull-down resistances being used to terminate the bus for those nodes which are in a receive configuration. In this second embodiment, separate terminating resistances are not required, due to the driver operating as the terminator.

Description

BACKGROUND OF THE INVENTION

1. Field of the Invention

The present invention relates to buses and more particularly to termination of buses for use in information processing systems.

2. The Background Art

Description of the Related Art

In computer and information processing systems, various integrated circuit chips communicate digitally with each other over a common bus. The signal frequency at which this communication occurs can limit the performance of the overall system. Thus, the higher the communication frequency, the better. The maximum frequency at which a system communicates is a function not only of the time that it takes for the electromagnetic wavefronts to propagate on the bus from one chip to another, but also of the time required for the signals to settle to levels that can be recognized reliably at the receiving bus nodes as being high or low, referred to as the settling time.

The length of the settling time is a function of the amount of reflection and ringing that occurs on the transmission line. The more effective the termination of a bus system, the smaller the effects of reflection and ringing in the system and the shorter the overall settling time of the signal.

SUMMARY OF THE INVENTION

An information handling system includes a plurality of transmission lines coupled together at one end through resistance elements having a particular resistance, a driver circuit coupled to one of the transmission lines, a plurality of receiver circuits individually coupled to distinct ones of the transmission lines for resolving the signals, and on-chip termination resistors having a resistance corresponding to the characteristic impedance and that can be coupled or decoupled from the output node by on-chip circuitry. In this embodiment, the termination resistors are separate and distinct from driver circuitry. However, when the node is in a receive configuration, its corresponding termination resistor is tied to the transmission line at that node, and its corresponding driver circuit presents a high impedance output to that node. A second embodiment provides driver circuits having particular on-chip pull-up and pull-down resistances, one of the either the pull-up or pull-down resistances being used to terminate the bus for those nodes which are in a receive configuration. In this second embodiment, separate terminating resistances are not required, due to the driver operating as the terminator.

BRIEF DESCRIPTION OF THE DRAWINGS

The present invention may be better understood, and its numerous objects, features, and advantages made apparent to those skilled in the art by referencing the accompanying drawings.

FIG. 1 is a block diagram of an information handling system having driver, receiver, and termination circuits in accordance with the present invention.

FIG. 2 is a block diagram of an information handling system according to the present invention.

FIGS. 3A , 3 B, 3 C, 3 D, 3 E, and 3 F show schematic block diagrams of a variety of bit elements of the driver circuits in accordance with the present invention.

FIG. 4 is a block diagram of an alternate embodiment of the present invention.

FIG. 5A is a signal response curve for a system as depicted in FIG. 2 showing a voltage overshoot condition. FIG. 5B is a signal response curve for a system such as is depicted in FIG. 4 .

DETAILED DESCRIPTION OF ONE EMBODIMENT

Those of ordinary skill in the art will realize that the following description of the present invention is illustrative only and not in any way limiting. Other embodiments of the invention will readily suggest themselves to such skilled persons having the benefit of this disclosure.

The use of the same reference symbols in different figures indicates similar or identical items.

FIG. 1 is a block diagram of an information handling system having driver, receiver, and termination circuits in accordance with the present invention.

Referring to FIG. 1 , information handling system 100 includes a plurality of devices 102 which communicate with each other over transmission lines 104 .

Each component 102 includes a driver circuit 106 , a receiver circuit 108 and an optional terminator circuit 110 . The output resistance of each of driver circuits 106 is controlled using impedance control circuitry as is known in the art. One such means of controlling the output resistance of a driver is disclosed in U.S. patent application Ser. No. 08/881,939 filed on Jun. 25, 1997, entitled Impedance Control Circuit and Sai V. Vishwanthaiah, Jonathan E. Starr, and Alexander D. Taylor as inventors, the application being incorporated herein by reference in its entirety.

Herein, a node is defined as an endpoint of a transmission line which is not directly coupled to another transmission line. It may be coupled to one or more of a driver, receiver, or terminator circuit, or a combination of such circuits. For example, the system of FIG. 1 has three nodes.

A driver may comprise a pull-up circuit, a pull-down circuit, or both. A pull-up circuit, when enabled, couples the output node to the upper power rail through a controlled output resistance; when disabled it presents a high impedance to the output node. A pull-down circuit, when enabled, couples the output node to the lower power rail through a controlled output resistance; when disabled it presents a high impedance to the output node. A driver transmits signals into the transmission line by selectively enabling and disabling its pull-up or pull-down circuits at the proper times.

In one embodiment, components 102 include terminators 110 which include an output resistance which is matched to the characteristic impedance of the transmission lines 104 and which is coupled to the transmission line 104 whenever the corresponding driver circuit 106 is not driving signals. When a terminator 110 is enabled, the corresponding driver circuit 106 provides a high impedance to the transmission line.

In this disclosure, when an output resistance is “matched” to the characteristic impedance of a transmission line, it is intended that the output resistance be within about ten percent of the characteristic impedance of the transmission line.

In a second embodiment, terminator 110 is not present. Rather, the output resistance of the driver itself is used to terminate the transmission line. That is, when not driving signals, the driver presents a terminating resistance to the line which is approximately equal to the impedance of the transmission line.

Whether an information handling system has a separate terminator circuit or instead incorporates the termination resistances into the driver circuitry, the effect on signals arriving at the end of the node is the same.

FIG. 2 is a block diagram of an information handling system according to the present invention.

In the system of FIG. 2 , an embodiment is described wherein the termination resistances are incorporated into the driver circuitry. That is, the driver output resistance is used to terminate the transmission line. Those of ordinary skill in the art who are familiar with the information contained herein would be able to practice either the FIG. 2 embodiment or an alternate embodiment which includes separate terminators 110 instead of incorporating the termination resistances into the drivers.

In the FIG. 2 embodiment, two distinct configurations are possible. In the first configuration, each non-driving node is connected to a corresponding driver whose pull-up circuit is enabled and acts to terminate the corresponding transmission line. In this first configuration, R PU , the output resistance of the pull-up circuit, is approximately equal to the transmission line impedance and R PD , the output resistance of the pull-down circuit, is approximately equal to a value computed using a formula to be described below.

In the second configuration of FIG. 2 , each non-driving node is connected to a corresponding driver whose pull-down circuit is enabled and acts to terminate the corresponding transmission line. In this second configuration, R PU , the output resistance of the pull-up circuit, is approximately equal to a value computed using a formula to be described below and R PD , the output resistance of the pull-down circuit, is approximately equal to the transmission line impedance.

In both configurations, the termination resistance is approximately equal to the transmission line impedance, and the termination resistance is tied to the transmission line whenever the driver is not driving the line. When a node is in a driving configuration, the output resistance of the driver at any given moment is determined by either R PU which is the output resistance of the driver's pull-up circuit when it is enabled, or R PD which is the output resistance of the driver's pull-down circuit when it is enabled, or it is high impedance if neither the pull-up nor the pull-down circuit is enabled.

Referring to FIG. 2 , each driver circuit 106 of information handling system 100 includes a pull-up circuit circuit 202 and a pull-down circuit circuit 204 coupled to transmission lines 104 , transmission lines 104 having a characteristic impedance of Z o .

When a node is driving signals onto transmission line 104 , the driver 106 of the node either pulls the signal towards the upper power rail, pulls the signal towards the lower power rail or presents a high impedance to the output node, whichever is appropriate to send the desired signal. When a node is not driving, the pull-up portion (or pull-down portion, as appropriate) of the driver remains active, thereby providing a terminating resistance which is matched to the impedance of the transmission line.

Because the impedance at each non-driving node is matched to the impedance of the transmission line (due to the terminating resistance at the driver circuit present at a non-driving node), signals arriving at the non-driving node terminate without reflecting at that node. This condition is highly desirable because the settling time of the signal voltage level at the non-driving node is a critical parameter relating to bus performance. The net effect of the absence of reflections from the stub ends is a reduced overall settling time when compared to systems without termination at each non-driving node.

For the description which follows, it is assumed that any required termination resistance is supplied by a driver output resistance which is tied to the upper rail. Thus, R PU , the output resistance of a driver in the pull-up configuration, is approximately equal to the transmission line impedance.

In the system of FIG. 2 , the high signal voltage seen at a non-driving node is V dd . V dd is the voltage of the upper power rail, and V ss is the voltage of the lower power rail. The low signal voltage seen at a non-driving node is V dd −V swing where V swing is given by

V swing =( V dd −V ss )([ Z 0 /( n− 1)]/[{Z 0 /( n −1)}+ R] )  (R.1)

where R is the value of the pull-down resistance (shown as R PD in FIG. 2 ) and where M is the number of nodes in the information handling system 100 . In the present invention, each node has a terminator or means for termination attached to it. The receivers are capable of resolving the swing.

Solving for R gives

R=[Z 0 ([( V dd −V ss )/ V swing ]−1)]/( n− 1)  (R.2)

allowing for a particular pull-down resistance to be chosen for a desired V swing .

As an example, in the system of FIG. 2 , assume that a voltage swing of (V dd −V ss )/2 is desired. Thus, pull down driver circuit 204 includes a pull-down resistance that is substantially equal to (i.e. within 10% of) $$ R = [ Z 0 ⁡ ( [ ( V dd - V ss ) / V swing ] - 1 ) ] / ( n - 1 ) = [ Z 0 ⁡ ( [ ( V dd - V ss ) / ( V dd - V ss ) / 2 ] - 1 ) ] / ( n - 1 ) = Z 0 ⁡ ( 2 - 1 ) / ( n - 1 ) = Z 0 / ( n - 1 ) (from  R.2)

where n is the number of nodes in the information handling system 100 .

Because the impedance at each non-driving node is matched to the impedance of the transmission line (due to the terminating resistance at the drivers located at those nodes), signals arriving at the non-driving node terminate without reflection. This condition is highly desirable because the settling time of the non-driving node is a critical parameter relating to bus performance. The net effect of the absence of reflections from the stub ends is a reduced overall settling time when compared to systems without termination at each non-driving node.

In the FIG. 2 configuration, by having the pull-up resistors on chip, the pull-up resistance at the driving node is switched off when the driver is pulling low. Accordingly, this system advantageously consumes less overall current and power than a system that has an off-chip pull-up resistor that is always drawing current.

When the termination of a node takes place outside component 102 , the terminator is separated from the non-driving node by some distance along a transmission line and thus undesirable parasitics are introduced in the connection to the termination resistor. Also, because of the separation such a system can have reflections from the intersection of the stubs of the transmission line.

When the termination is within each component, the termination resistance is placed right at the receiver, thereby reducing reflections and ringing. Thus, providing the termination within each component 102 improves signal integrity when compared to terminating a node outside component 102 .

Those of ordinary skill in the art will readily recognize that although the embodiment of FIG. 2 described herein relates to a system having the termination resistances tied to the upper rail, an alternate embodiment is contemplated which instead has the termination resistances tied to the lower rail. In this alternate embodiment, the pull-down resistance of each driver is approximately equal to the impedance of the transmission line and the pull-up resistance is approximately equal to the value of R given by relationship (R.2).

In an embodiment having separate terminators 110 , the output resistance of the terminator is approximately equal to the impedance of the transmission line, and that resistance is connected to or disconnected from the transmission line, depending on whether the particular node is receiving or driving respectively. In this embodiment, the driver output at a non-driving node is high impedance when the node is in a receive condition.

Referring to FIGS. 3A , 3 B, 3 C and 3 D, the pull-up and pull-down elements of driver circuit 110 may be of a variety of configurations. For example, as shown in FIG. 3A , the driver element may be a PMOS transistor. Also for example, as shown in FIG. 3B , the driver element may be the parallel combination of a PMOS transistor and an NMOS transistor. With this parallel combination, it is the resistance of the parallel combination that would be equal to the desired bit element resistance. Also for example, as shown in FIG. 3C , the driver element may be an NMOS transistor. Also for example, as shown in FIG. 3D , the driver element may be the parallel combination of two NMOS transistors. In a preferred embodiment, the pull-up circuit element includes the parallel combination of the PMOS transistor and the NMOS transistor and the pull-down element includes the parallel combination of two NMOS transistors. It will be appreciated that a driver circuit may have other circuitry that contributes to the overall pull-up and pull-down resistance of the driver.

FIG. 4 is a block diagram of an alternate embodiment of the present invention.

Referring to FIG. 4 , system 400 comprises drivers 402 , 404 and 406 individually coupled to resistance elements 408 , 410 , and 412 through transmission lines 414 , 416 , and 418 , with each transmission line having a characteristic impedance Z 0 and each resistance element having a resistance of R T . Drivers 402 , 404 , and 406 may include the example configuration of FIG. 2 where the pull-up circuit has an output resistance which approximately equals the characteristic impedance of the line, and the pull-down circuit has an output resistance which is inversely proportional to the number of nodes, or may instead comprise the reverse configuration described herein. Also, the system of FIG. 4 may use separate terminators as previously described in relation to FIG. 2 .

To prevent signal reflections, the impedance looking into the resistive network from one of the transmission lines must match the impedance of the transmission line. For example, signals propagating from driver 402 on the transmission line 414 will not suffer reflections at the interface between line 414 and resistor 408 if the net impedance seen looking into resistor 408 at this interface is equal to the impedance of transmission line 414 .

The impedance seen looking into resistor 408 , 410 , or 412 from the corresponding transmission line 414 , 416 , or 418 is

Z network =R T +[(R T +Z 0 )/( n− 1)]  (R.3)

Where n represents the number of nodes in the system.

In order to prevent reflections,

Z network =Z 0   (R.4)

In order to match impedances, relationship (R. 4 ) is substituted into relationship (R.3), resulting in

  R T =Z 0 ×[( n− 2)/ n]   (R.5)

Thus, in the three-node system of FIG. 4 , each resistor in the resistor network has a value of

$$ R T = Z 0 × [ ( n - 2 ) / n ] = Z 0 × [ ( 3 - 2 ) / 3 ] = Z 0 / 3 ⁢   ⁢ ohms

Thus, a signal propagating away from any of drivers 402 , 404 , or 406 will see, looking into the resistor network, a net impedance of

Z network =R T +0.5×( R T +Z 0 )= Z 0/ 3+2 Z 0 /3= Z 0

In the system of FIG. 4 , the voltage swing at a non-driving node is given by

V swing =( V dd −V ss )( Z 0 /[( R+Z 0 )( n− 1)])  (R.6)

where R is the output resistance of the driver pull-down circuit if the terminating resistances at non-driving nodes are coupled to the upper power rail; otherwise, R is the output resistance of the driver pull-up circuit if the terminating resistances at non-driving nodes are coupled to the lower power rail.

Using the previously described example configuration of FIG. 2 with the resistor network of FIG. 4 , the value of the pull-down resistance is determined by solving relationship (R.6) for R, giving

R=Z 0 ([( V dd −V ss )− V swing ( n− 1)]/[ V swing ( n 1)])  (R.7)

In systems such as the system of FIG. 2 (lacking a resistive network such as that seen in FIG. 4 ), a signal propagating from a driver towards the common point 214 will see an impedance at the common point which is not matched to the impedance of the transmission line. Therefore, in those systems, a reflection would occur at common connection point 214 . The magnitude of that reflection increases as the impedance mismatch increases. In systems employing the embodiment of FIG. 4 , the impedance seen at the connection point between the resistor and the transmission line by a signal propagating from a node to common connection point 420 is equal to the impedance of the transmission line, so no reflection occurs. Since no reflection occurs, a second signal may be sent sooner than otherwise possible, thus increasing signaling frequency of the system.

A significant benefit resulting from using the FIG. 4 embodiment of the present invention is that signals may be pipelined. Pipelining is when a signal is launched on a signal conductor prior to the most recently launched signal arriving at a receiving end. In some systems, including the system of FIG. 2 , in order to transmit a signal, it may be necessary to wait until the magnitudes of the reflections on the driver stub resulting from a previously launched signal reflecting from the junction have diminished enough to not interfere with subsequently launched signals. Using the system of FIG. 4 , there are no reflections. Therefore a signal may be launched by a driver prior to the time a previously launched signal has arrived at the receiving ends.

A second benefit of the FIG. 4 embodiment is that the voltage present at any given time on the lines will not exceed the driving voltage, V dd .

FIG. 5A is a signal response curve for a system as depicted in FIG. 2 showing a voltage overshoot condition. FIG. 5B is a signal response curve for a system such as is depicted in FIG. 4 .

Both signal response curves show the voltage at the driving and receiving ends where V dd =1.5V, V ss =0V, the transmission line impedance is 50 ohms, the pull-down resistance is 25 ohms, and the pull-up resistance is 50 ohms.

Referring to FIG. 5A , from time to to just prior to time to, the driver is pulling low. While the driver, assumed to be chip 1 of FIG. 2 , is pulling low, there is a 25 ohm pull-down resistance in series with a parallel combination of the 50 ohm pull-up resistance of chip 2 of FIG. 2 , and a 50 ohm pull-up resistance of chip 3 of FIG. 2 . Therefore, the current is V dd /R=1.5V/50 ohms=30 ma. The initial voltage at all driver and receiver ends is V dd /2.

At approximately time t 1 , the driver no longer pulls low, and is in the transition stage to pulling high. At this time, the 30 ma current flow stops, giving a ΔI of 30 ma. Since Z 0 =50 ohms, there is a ΔV of (Z 0 )(ΔI)=1.5V. Now, the total voltage at the driving end is the sum of the initial voltage plus ΔV=0.75V+1.5V=2.25V. However, when the 50 ohm pull-up element turns on, there is a 1:1 voltage divider between the pull-up resistance and the line, resulting in a divider between 1.5V and 2.25V, resulting in a total line voltage of 1.875V. Thus, the total voltage on the line exceeds V dd .

Between time t 1 and just after time t 3 , the voltage on the line overshoots V dd , and could cause damage to driving elements that are not protected against such damage.

At approximately time t 2 , the driven signal arrives at junction 214 . Due to the impedance mismatch there, a negative reflection of the signal propagates back towards the driver. It is the reflected signal which, upon arriving back at the driver, brings the voltage at the driver end down from the overshoot condition seen at approximately times t 1 to t 3 to V DD at approximately time t 4 .

Although the example signal response curve for FIG. 5A pertains to a system having a total of three nodes, the curve of FIG. 5A also generally applies to systems having more nodes than three. The primary difference in the curve for many nodes would be the actual overshoot voltage.

FIG. 5B utilizes the configuration described with respect to FIG. 4 . As shown, this new configuration does not have an overshoot condition which would otherwise damage components that are not sturdy enough to tolerate a voltage overshoot without becoming damaged.

Referring to FIG. 5B , from time t 0 to just prior to time t 1 , the driver is pulling low. It can be shown that the driver current is given by

I driver =V dd /(i R+Z 0 )  (R.8)

The voltage out of the driver at time t 0 is simply the current multiplied by the driver resistance R, giving

V driver =[V dd /( R+Z 0 )]R  (R.9)

Thus, when the driver stops pulling low, the change in current is given by relationship (R.8). The change in voltage in the system is $$ Δ ⁢   ⁢ V = Z 0 ⁡ ( Δ ⁢   ⁢ I ) = Z 0 ⁡ [ V dd / ( R + Z 0 ) ] (R.10)

The voltage after the driver stops pulling low is merely the sum of the original voltage and the change in voltage (R.9 and R.10), giving $$ = [ V dd / ( R + Z 0 ) ] ⁢ R + Z 0 ⁡ [ V dd / ( R + Z 0 ) ] = ( R + Z 0 ) ⁡ [ V dd / ( R + Z 0 ) ] = V dd

showing that there is no overshoot with the system of FIG. 4 .

Although the example signal response curve for FIG. 5B pertains to a system having a total of three nodes, the curve of FIG. 5B also generally applies to systems having more nodes than three.

Those of ordinary skill in the art will readily recognize that although the examples given herein have employed three nodes, systems having more nodes than three are contemplated.

While embodiments and applications of this invention have been shown and described, it would be apparent to those skilled in the art that many more modifications than mentioned above are possible without departing from the inventive concepts herein. The invention, therefore, is not to be restricted except in the spirit of the appended claims.

Claims

1. An information handling system, comprising:a plurality of resistance elements; at least a first, a second, and a third transmission line, each having a characteristic impedance, each of said transmission lines having a first end and a second end wherein said first ends are coupled together through different ones of resistive elements; a driver circuit connected to said second end of said first said transmission line; a first receiver circuit connected to said second end of said second transmission line; a second receiver circuit connected to said second end of said third transmission line; and a plurality of on-chip terminators each terminating said second end of one of said second and third transmission lines, each of said on-chip terminators having an output resistance matched to the characteristic impedance of one of said second and third transmission lines such that said output resistance is approximately within ten percent of said characteristic impedance of said one of said second and third transmission lines.

2. The information handling system of claim 1 wherein said driver circuit comprises a pull-up circuit and said terminators are connected to a lower power rail.

3. The information handling system of claim 2 wherein said pull-up circuit has an output resistance corresponding to the number of second ends.

4. The information handling system of claim 1 wherein said driver circuit comprises a pull-down circuit and said terminators are coupled to an upper power rail.

5. The information handling system of claim 4 wherein said pull-down circuit has an output resistance corresponding to the number of second ends.

6. An information handling system, comprising:a plurality of resistance elements; at least three transmission lines having a characteristic impedance, each of said transmission lines having a first end and a second end wherein said first ends are coupled together through different ones of said resistance elements; a plurality of drivers equaling the number of transmission lines in said plurality of transmission lines, each driver coupled to a second end of a different one of said transmission lines, each driver comprising a pull-down circuit having a pull-down resistance matched to the characteristic impedance of one of said transmission lines such that said pull-down resistance is approximately equal to the characteristic impedance of one of said transmission lines, and a pull-up circuit for pulling up a signal on one of said transmission lines, the pull-up circuit having a pull-up resistance corresponding to the number of second ends; and at least one receiver circuit coupled to a second end of one of said transmission lines.

7. The information handling system of claim 6 wherein the pull-up circuit comprises a PMOS transistor.

8. The information handling system of claim 6 wherein the pull-down circuit comprises a PMOS transistor.

9. The information handling system of claim 6 wherein the pull-up circuit comprises an NMOS transistor.

10. The information handling system of claim 6 wherein the pull-down circuit comprises an NMOS transistor.

11. The information handling system of claim 6 wherein the pull-down circuit comprises the parallel combination of a PMOS transistor and an NMOS transistor.

12. The information handling system of claim 6 wherein the pull-up circuit comprises the parallel combination of a PMOS transistor and an NMOS transistor.

13. The information handling system of claim 6, wherein the pull-down circuit comprises parallel combination of two NMOS transistors wherein a first one of said two NMOS transistors is diode connected.

14. The information handling system of claim 6, wherein the pull-up circuit comprises parallel combination of two PMOS transistors wherein a first one of said two PMOS transistors is diode connected.

15. The information handling system of claim 6 wherein the pull-up circuit within a given driver is enabled and therefore acts as a terminator whenever the given driver circuit is not being used to drive the transmission line.

16. The information handling system of claim 6 further comprising a plurality of on-chip terminators, each of said on-chip terminators being individually coupled between a lower power rail and different ones of said transmission lines when the node to which a given terminator is connected is in a nondriving configuration and the corresponding driver is not enabled to act as a terminator, said terminators having an output resistance matched to the characteristic impedance of the transmission line.

17. An information handling system, comprising:a plurality of resistance elements; at least three transmission lines having a characteristic impedance, each of said transmission lines having a first end and a second end wherein said first ends are coupled together through different ones of said resistance elements; a number of drivers equaling the number of transmission lines in said plurality of transmission lines, each driver coupled to a second end of a different one of said transmission lines, each driver comprising a pull-up circuit having a pull-up resistance matched to the characteristic impedance of one of said transmission lines such that said pull-up resistance is approximately equal to the characteristic impedance of one of said transmission lines, and a pull-down circuit for pulling down a signal on one of said transmission lines, the pull-down circuit having a pull-down resistance corresponding to the number of second ends; and at least one receiver circuit coupled to a second end of one of said transmission lines.

18. The information handling system of claim 17 wherein the pull-down circuit comprises a PMOS transistor.

19. The information handling system of claim 17 wherein the pull-up circuit comprises a PMOS transistor.

20. The information handling system of claim 17 wherein the pull-down circuit comprises a NMOS transistor.

21. The information handling system of claim 17 wherein the pull-up circuit comprises a NMOS transistor.

22. The information handling system of claim 17 wherein the pull-up circuit comprises the parallel combination of a PMOS transistor and an NMOS transistor.

23. The information handling system of claim 17 wherein the pull-down circuit comprises the parallel combination of a PMOS transistor and an NMOS transistor.

24. The information handling system of claim 17, wherein the pull-down circuit comprises parallel combination of two NMOS transistors wherein a first one of said two NMOS transistors is diode connected.

25. The information handling system of claim 17 wherein the pull-up circuit comprises parallel combination of two PMOS transistors wherein a first one of said two PMOS transistors is diode connected.

26. The information handling system of claim 17 wherein the pull-up circuit within a given driver is enabled and therefore acts as a terminator whenever the given driver circuit is not being used to drive the transmission line.

27. The information handling system of claim 17 further comprising a plurality of on-chip terminators, each of said on-chip terminators being individually coupled between an upper power rail and different ones of said transmission lines when the node to which a given terminator is connected is in a nondriving configuration and a driver present at that node is not enabled to act as a terminator, said terminators having an output resistance matched to the characteristic impedance of the transmission line.

28. An information handling system, comprising:a plurality of resistance elements; at least a first, a second and a third transmission line each having a characteristic impedance, each of said transmission lines having a first end and a second end wherein said first ends are coupled together through different ones of said resistance elements; a plurality of drivers, each driver individually coupled to a second end of one of said first, second and third transmission lines, each driver comprising a pull-down circuit having a pull-down resistance matched to the characteristic impedance of one of said lines, and a pull-up circuit for pulling up a signal on the one of said transmission lines to which the driver is connected, the pull-up circuit having a pull-up resistance corresponding to the number of second ends of said transmission lines; a first receiver circuit connected to said second end of said second transmission line; a second receiver circuit connected to said second end of said third transmission line; and a plurality of on-chip terminators, each of said on-chip terminators being individually coupled between a lower power rail and different ones of said transmission lines when a node to which a given terminator is connected is in a nondriving configuration, said terminators having an output resistance matched to the characteristic impedance of the transmission line such that said output resistance is approximately within ten percent of said characteristic impedance of said transmission line.

29. An information handling system, comprising:a plurality of resistance elements; at least a first, a second and a third transmission line each having a characteristic impedance, each of said transmission lines having a first end and a second end wherein said first ends are coupled together through different ones of said resistance elements; a plurality of drivers, each driver individually coupled to a second end of one of said first second and third transmission lines, each driver comprising a pull-up circuit having a pull-up resistance matched to the characteristic impedance of one of said transmission lines, and a pull-down circuit for pulling down a signal on the one of said transmission lines to which the driver is connected, the pull-down circuit having a pull-down resistance corresponding to the number of second ends of said transmission lines; a first receiver circuit connected to said second end of said second transmission line; a second receiver circuit connected to said second end of said third transmission line; and a plurality of on-chip terminators, each of said on-chip terminators being individually coupled between a lower power rail and different ones of said transmission lines when a node to which a given terminator is connected is in a nondriving configuration, said terminators having an output resistance matched to the characteristic impedance of the transmission line such that said output resistance is approximately within ten percent of said characteristic impedance of said transmission line.

30. An information handling system, comprising:a plurality of resistance elements; at least a first, a second, and a third transmission line, each having a characteristic impedance, each of said transmission lines having a first end and a second end wherein said first ends are coupled together through different ones of resistive elements; a driver circuit connected to said second end of said first said transmission line; a first receiver circuit connected to said second end of said second transmission line; a second receiver circuit connected to said second end of said third transmission line; and a plurality of on-chip terminators each terminating said second end of one of said second and third transmission lines, each of said on-chip terminators having an output resistance matched to the characteristic impedance of one of said second and third transmission lines; wherein each of said resistance elements has a resistance value which is within ten percent of the result of multiplying the characteristic impedance of the transmission line by (n−2)/2 where n is the number of the transmission lines in the system.

31. The system of claim 30 wherein said driver circuit comprises a pull-up circuit and said terminators are connected to a lower power rail.

32. The system of claim 31 wherein said pull-up circuit has an output resistance corresponding to the number of second ends.

33. System of claim 32 wherein said output resistance of said pull-up circuit is within ten percent of Z0(((Vdd−Vss)−Vswing(n−1))/(Vswing(n−1)), wherein Z0 is a characteristic impedance of said transmission lines, n is the number of second ends of said transmission lines, Vdd is a voltage at an upper rail, Vss is a voltage at a lower rail, and Vswing is a voltage swing desired at a second end of one of said second and third transmission lines.

34. The system of claim 30 wherein said driver circuit comprises a pull-down circuit and said terminators are coupled to an upper power rail.

35. The system of claim 34 wherein said pull-down circuit has an output resistance corresponding to the number of second ends.

36. The system of claim 35 wherein said output resistance of said pull-down circuit is within ten percent of Z0(((Vdd−Vss)−Vswing(n−1))/(Vswing(n−1)), wherein Z0 is a characteristic impedance of said transmission lines, n is the number of second ends of said transmission lines, Vdd is a voltage at an upper rail, Vss is a voltage at a lower rail, and Vswing is a voltage swing desired at a second end of one of said second and third transmission lines.

37. An information handling system, comprising:a plurality of resistance elements; at least a first, a second, and a third transmission line, each having a characteristic impedance, each of said transmission lines having a first end and a second end wherein said first ends are coupled together through different ones of resistive elements; a driver circuit connected to said second end of said first said transmission line; a first receiver circuit connected to said second end of said second transmission line; a second receiver circuit connected to said second end of said third transmission line; and a plurality of on-chip terminators each terminating said second end of one of said second and third transmission lines, each of said on-chip terminators having an output resistance matched to the characteristic impedance of one of said second and third transmission lines; wherein said driver circuit comprises a pull-up circuit and said terminators are connected to a lower power rail, said pull-up circuit having an output resistance corresponding to the number of second ends; and further wherein said output resistance of said pull-up circuit is within ten percent of Z0(((Vdd−Vss)−Vswing(n−1))/(Vswing(n−1)) wherein Z0 is a characteristic impedance of said transmission lines, n is the number of second ends of said transmission lines, Vdd is a voltage at an upper rail, Vss is a voltage at a lower rail, and Vswing is a voltage swing desired at a second end of one of said second and third transmission lines.

38. An information handling system, comprising:a plurality of resistance elements; at least a first, a second, and a third transmission line, each having a characteristic impedance, each of said transmission lines having a first end and a second end wherein said first ends are coupled together through different ones of resistive elements; a driver circuit connected to said second end of said first said transmission line; a first receiver circuit connected to said second end of said second transmission line; a second receiver circuit connected to said second end of said third transmission line; and a plurality of on-chip terminators each terminating said second end of one of said second and third transmission lines, each of said on-chip terminators having an output resistance matched to the characteristic impedance of one of said second and third transmission lines; wherein said driver circuit comprises a pull-down circuit and said terminators are coupled to an upper power rail, said pull-down circuit having an output resistance corresponding to the number of second ends; and further wherein said output resistance of said pull-down circuit is within ten percent of Z0(((Vdd−Vss)−Vswing(n−1))/(Vswing(n−1)) wherein Z0 is a characteristic impedance of said transmission lines, n is the number of second ends of said transmission lines, Vdd is a voltage at an upper rail, Vss is a voltage at a lower rail, and Vswing is a voltage swing desired at a second end of one of said second and third transmission lines.

39. An information handling system, comprising:a plurality of resistance elements; at least three transmission lines having a characteristic impedance, each of said transmission lines having a first end and a second end wherein said first ends are coupled together through different ones of said resistance elements; a plurality of drivers equaling the number of transmission lines in said-plurality of transmission lines, each driver coupled to a second end of a different one of said transmission lines, each driver comprising a pull-down circuit having a pull-down resistance matched to the characteristic impedance of one of said lines, and a pull-up circuit for pulling up a signal on one of said lines, the pull-up circuit having a pull-up resistance corresponding to the number of second ends; and at least one receiver circuit coupled to a second end of one of said transmission lines; wherein each of said resistance elements has a resistance value which is within ten percent of the result of multiplying the characteristic impedance of the transmission line by (n−2)/n where n is the number of the transmission lines in the system.

40. The system of claim 39 wherein said output resistance of said pull-up circuit is within ten percent of Z0(((Vdd−Vss)−Vswing(n−1))/(Vswing(n−1)), wherein Z0 is a characteristic impedance of said transmission lines, n is the number of second ends of said transmission lines, Vdd is a voltage at an upper rail, Vss is a voltage at a lower rail, and Vswing is a voltage swing desired at a second end of one of said second and third transmission lines.

41. The system of claim 39 wherein the pull-up circuit comprises a PMOS transistor.

42. The system of claim 39 wherein the pull-down circuit comprises a PMOS transistor.

43. The system of claim 39 wherein the pull-up circuit comprises an NMOS transistor.

44. The system of claim 39 wherein the pull-down circuit comprises an NMOS transistor.

45. The system of claim 39 wherein the pull-down circuit comprises the parallel combination of a PMOS transistor and an NMOS transistor.

46. The system of claim 39 wherein the pull-up circuit comprises the parallel combination of a PMOS transistor and an NMOS transistor.

47. The system of claim 39, wherein the pull-down circuit comprises parallel combination of two NMOS transistors wherein a first one of said two NMOS transistors is diode connected.

48. The system of claim 39, wherein the pull-up circuit comprises parallel combination of two PMOS transistors wherein a first one of said two PMOS transistors is diode connected.

49. The system of claim 39, wherein the pull-up circuit within a given driver is enabled and therefore acts as a terminator whenever the given driver circuit is not being used to drive the transmission line.

50. The system of claim 39 further comprising a plurality of on-chip terminators, each of said on-chip terminators being individually coupled between a lower power rail and different ones of said transmission lines when the node to which a given terminator is connected is in a nondriving configuration and the corresponding driver is not enabled to act as a terminator, said terminators having an output resistance matched to the characteristic impedance of the transmission line.

51. An information handling system, comprising:a plurality of resistance elements; at least three transmission lines having a characteristic impedance, each of said transmission lines having a first end and a second end wherein said first ends arc coupled together through different ones of said resistance elements; a plurality of drivers equaling the number of transmission lines in said plurality of transmission lines, each driver coupled to a second end of a different one of said transmission lines, each driver comprising a pull-down circuit having a pull-down resistance matched to the characteristic impedance of one of said lines, and a pull-up circuit for pulling up a signal on one of said lines, the pull-up circuit having a pull-up resistance corresponding to the number of second ends; and at least one receiver circuit coupled to a second end of one of said transmission lines; wherein said output resistance of said pull-up circuit is within ten percent of Z0(((Vdd−Vss)−Vswing(n−1))/(Vswing(n−1)), wherein Z0 is a characteristic impedance of said transmission lines, n is the number of second ends of said transmission lines, Vdd is a voltage at an upper rail, Vss is a voltage at a lower rail, and Vswing is a voltage swing desired at a second end of one of said second and third transmission lines.

52. The system of claim 51 wherein the pull-up circuit comprises a PMOS transistor.

53. The system of claim 51 wherein the pull-down circuit comprises a PMOS transistor.

54. The system of claim 51 wherein the pull-up circuit comprises an NMOS transistor.

55. The system of claim 51 wherein the pull-down circuit comprises an NMOS transistor.

56. The system of claim 51 wherein the pull-down circuit comprises the parallel combination of a PMOS transistor and an NMOS transistor.

57. The system of claim 51 wherein the pull-up circuit comprises the parallel combination of a PMOS transistor and an NMOS transistor.

58. The system of claim 51, wherein the pull-down circuit comprises parallel combination of two NMOS transistors wherein a first one of said two NMOS transistors is diode connected.

59. The system of claim 51, wherein the pull-up circuit comprises parallel combination of two PMOS transistors wherein a first one of said two PMOS transistors is diode connected.

60. The system of claim 51, wherein the pull-up circuit within a given driver is enabled and therefore acts as a terminator whenever the given driver circuit is not being used to drive the transmission line.

61. The system of claim 51 further comprising a plurality of on-chip terminators, each of said on-chip terminators being individually coupled between a lower power rail and different ones of said transmission lines when the node to which a given terminator is connected is in a nondriving configuration and the corresponding driver is not enabled to act as a terminator, said terminators having an output resistance matched to the characteristic impedance of the transmission line.

62. An information handling system, comprising:a plurality of resistance elements; at least three transmission lines having a characteristic impedance, each of said transmission lines having a first end and a second end wherein said first ends are coupled together through different ones of said resistance elements; a number of drivers equaling the number of transmission lines in said plurality of transmission lines, each driver coupled to a second end of a different one of said transmission lines, each driver comprising a pull-up circuit having a pull-up resistance matched to the characteristic impedance of one of said lines, and a pull-down circuit for pulling down a signal on one of said lines, the pull-down circuit having a pull-down resistance corresponding to the number of second ends; and at least one receiver circuit coupled to a second end of one of said transmission lines; wherein each of said resistance elements has a resistance value which is within ten percent of the result of multiplying the characteristic impedance of the transmission line by (n−2)/n where n is the number of the transmission lines in the system.

63. The information handling system of claim 62 wherein said output resistance of said pull-down circuit is within ten percent of Z0((Vdd−Vss)−Vswing(n−1))/ (Vswing(n−1)), wherein Z0 is a characteristic impedance of said transmission lines, n is the number of second ends of said transmission lines, Vdd is a voltage at an upper rail, Vss is a voltage at a lower rail, and Vswing is a voltage swine, at said second end of one of said second and third transmission lines.

64. The system of claim 62 wherein the pull-down circuit comprises a PMOS transistor.

65. The system of claim 62 wherein the pull-up circuit comprises a PMOS transistor.

66. The system of claim 62 wherein the pull-down circuit comprises an NMOS transistor.

67. The system of claim 62 wherein the pull-up circuit comprises an NMOS transistor.

68. The system of claim 62 wherein the pull-up circuit comprises the parallel combination of a PMOS transistor and an NMOS transistor.

69. The system of claim 62 wherein the pull-down circuit comprises the parallel combination of a PMOS transistor and an NMOS transistor.

70. The system of claim 62, wherein the pull-down circuit comprises parallel combination of two NMOS transistors wherein a first one of said two NMOS transistors is diode connected.

71. The system of claim 62 wherein the pull-up circuit comprises parallel combination of two PMOS transistors wherein a first one of said two PMOS transistors is diode connected.

72. The system of claim 62, wherein the pull-up circuit within a given driver is enabled and therefore acts as a terminator whenever the given driver circuit is not being used to drive the transmission line.

73. The system of claim 62 further comprising a plurality of on-chip terminators, each of said on-hip terminators being individually coupled between an upper power rail and different ones of said transmission lines when the node to which a given terminator is connected is in a nondriving configuration and a driver present at that node is not enabled to act as a terminator, said terminators having an output resistance matched to the characteristic impedance of the transmission line.

74. An information handling system, comprising:a plurality of resistance elements; at least three transmission lines having a characteristic impedance, each of said transmission lines having a first end and a second end wherein said first ends are coupled together through different ones of said resistance elements; a number of drivers equaling the number of transmission lines in said plurality of transmission lines, each driver coupled to a second end of a different one of said transmission lines, each driver comprising a pull-up circuit having a pull-up resistance matched to the characteristic impedance of one of said lines, and a pull-down circuit for pulling down a signal on one of said lines, the pull-down circuit having a pull-down resistance corresponding to the number of second ends; and at least one receiver circuit coupled to a second end of one of said transmission lines; wherein said output resistance of said pull-down circuit is within ten percent of Z0(((Vdd−Vss)−Vswing(n−1))/(Vswing(n−1), wherein Z0 is a characteristic impedance of said transmission lines, n is the number of second ends of said transmission lines, Vdd is a voltage at an upper rail, Vss is a voltage at a lower rail, and Vswing is a voltage swing at said second end of one of said second and third transmission lines.

75. The system of claim 74 wherein the pull-down circuit comprises a PMOS transistor.

76. The system of claim 74 wherein the pull-up circuit comprises a PMOS transistor.

77. The system of claim 74 wherein the pull-down circuit comprises an NMOS transistor.

78. The system of claim 74 wherein the pull-up circuit comprises an NMOS transistor.

79. The system of claim 74 wherein the pull-up circuit comprises the parallel combination of a PMOS transistor and an NMOS transistor.

80. The system of claim 74 wherein the pull-down circuit comprises the parallel combination of a PMOS transistor and an NMOS transistor.

81. The system of claim 74, wherein the pull-down circuit comprises parallel combination of two NMOS transistors wherein a first one of said two NMOS transistors is diode connected.

82. The system of claim 74 wherein the pull-up circuit comprises parallel combination of two PMOS transistors wherein a first one of said two PMOS transistors is diode connected.

83. The system of claim 74, wherein the pull-up circuit within a given driver is enabled and therefore acts as a terminator whenever the given driver circuit is not being used to drive the transmission line.

84. The system of claim 74 further comprising a plurality of on-chip terminators, each of said on-chip terminators being individually coupled between an upper power rail and different ones of said transmission lines when the node to which a given terminator is connected is in a nondriving configuration and a driver present at that node is not enabled to act as a terminator, said terminators having an output resistance matched to the characteristic impedance of the transmission line.

85. An information handling system, comprising:a plurality of resistance elements; at least a first, a second and a third transmission line each having a characteristic impedance, each of said transmission lines having a first end and a second end wherein said first ends are coupled together through different ones of said resistance elements; a plurality of drivers, each driver individually coupled to a second end of one of said first, second and third transmission lines, each driver comprising a pull-down circuit having a pull-down resistance matched to the characteristic impedance of one of said lines, and a pull-up circuit for pulling up a signal on the one of said transmission lines to which the driver is connected, the pull-up circuit having a pull-up resistance corresponding to the number of second ends of said transmission lines; a first receiver circuit connected to said second end of said second transmission line; a second receiver circuit connected to said second end of said third transmission line; and a plurality of on-chip terminators, each of said on-chip terminators being individually coupled between a lower power rail and different ones of said transmission lines when a node to which a given terminator is connected is in a nondriving configuration, said terminators having an output resistance matched to the characteristic impedance of the transmission line; wherein each of said resistance elements has a resistance value which is within ten percent of the result of multiplying the characteristic impedance of the transmission line by (n−2)/n where n is the number of the transmission lines in the system.

86. The system of claim 85 wherein said output resistance of said pull-up circuit is within ten percent of Z0(((Vdd−Vss)−Vswing(n−1))/(Vswing(n−1)) wherein Z0 is a characteristic impedance of said transmission lines, n is the number of second ends of said transmission lines, Vdd is a voltage at an upper rail, Vss is a voltage at a lower rail, and Vswing is a voltage swing at said second end of one of said second and third transmission lines.

87. An information handling system, comprising: a plurality of resistance elements;at least a first, a second and a third transmission line each having a characteristic impedance, each of said transmission lines having a first end and a second end wherein said first ends are coupled together through different ones of said resistance elements; a plurality of drivers, each driver individually coupled to a second end of one of said first, second and third transmission lines, each driver comprising a pull-down circuit having a pull-down resistance matched to the characteristic impedance of one of said lines, and a pull-up circuit for pulling up a signal on the one of said transmission lines to which the driver is connected, the pull-up circuit having a pull-up resistance corresponding to the number of second ends of said transmission lines; a first receiver circuit connected to said second end of said second transmission line; a second receiver circuit connected to said second end of said third transmission line; and a plurality of on-chip terminators, each of said on-chip terminators being individually coupled between a lower power rail and different ones of said transmission lines when a node to which a given terminator is connected is in a nondriving configuration, said terminators having an output resistance matched to the characteristic impedance of the transmission line; wherein said output resistance of said pull-up circuit is within ten percent of Z0(((Vdd−Vss)−Vswing(n−1)), wherein Z0 is a characteristic impedance of said transmission lines, n is the number of second ends of said transmission lines, Vdd is a voltage at an upper rail, Vss is a voltage at a lower rail, and Vswing is a voltage swing at said second end of one of said second and third transmission lines.

88. An information handling system, comprising:a plurality of resistance elements; at least a first, a second and a third transmission line each having a characteristic impedance, each of said transmission lines having a first end and a second end wherein said first ends are coupled together through different ones of said resistance elements; a plurality of drivers, each driver individually coupled to a second end of one of said first, second and third transmission lines, each driver comprising a pull-up circuit having a pull-up resistance matched to the characteristic impedance of one of said lines, and a pull-down circuit for pulling down a signal on the one of said transmission lines to which the driver is connected, the pull-down circuit having a pull-down resistance corresponding to the number of second ends of said transmission lines; a first receiver circuit connected to said second end of said second transmission line; a second receiver circuit connected to said second end of said third transmission line; and a plurality of on-chip terminators, each of said on-chip terminators being individually coupled between a lower power rail and different ones of said transmission lines when a node to which a given terminator is connected is in a nondriving configuration, said terminators having an output resistance matched to the characteristic impedance of the transmission line; wherein each of said resistance elements has a resistance value which is within ten percent of the result of multiplying the characteristic impedance of the transmission line by (n−2)/n where n is the number of the transmission lines in the system.

89. The system of claim 88, wherein said output resistance of said pull-up circuit is within ten percent of Z0(((Vdd−Vss)−Vswing(n−1))/(Vswing(n−1)), wherein Z0 is a characteristic impedance of said transmission lines, n is the number of second ends of said transmission lines, Vdd is a voltage at an upper rail, Vss is a voltage at a lower rail, and Vswing is a voltage swing at said second end of one of said second and third transmission lines.

90. An information handling system, comprising:a plurality of resistance elements; at least a first, a second and a third transmission line each having a characteristic impedance, each of said transmission lines having a first end and a second end wherein said first ends are coupled together through different ones of said resistance elements; a plurality of drivers, each driver individually coupled to a second end of one of said first, second and third transmission lines, each driver comprising a pull-up circuit having a pull-up resistance matched to the characteristic impedance of one of said lines, and a pull-down circuit for pulling down a signal on the one of said transmission lines to which the driver is connected, the pull-down circuit having a pull-down resistance corresponding to the number of second ends of said transmission lines; a first receiver circuit connected to said second end of said second transmission line; a second receiver circuit connected to said second end of said third transmission line; and a plurality of on-chip terminators, each of said on-chip terminators being individually coupled between a lower power rail and different ones of said transmission lines when a node to which a given terminator is connected is in a nondriving configuration, said terminators having an output resistance matched to the characteristic impedance of the transmission line; wherein said output resistance of said pull-up circuit is within ten percent of Z0(((Vdd−Vss)−Vswing(n−1))/(Vswing(n−1)), wherein Z0 is a characteristic impedance of said transmission lines, n is the number of second ends of said transmission lines, Vdd is a voltage at an upper rail, Vss is a voltage at a lower rail, and Vswing is a voltage swing at said second end of one of said second and third transmission lines.