1. Field of the Invention
The present invention relates to an array display apparatus in which multiple light-emitting tubes each having a fluorescent substance layer inside are aligned and a discharge is generated within these multiple light-emitting tubes, whereby the fluorescent substance layers within the light-emitting tubes are caused to emit light thereby to display an image.
2. Description of the Related Art
As a large-sized image display device which performs spontaneous light emission there has been proposed a technique in which a large number of light-emitting lines formed from glass tube, each of which has a fluorescent substance layer and the like inside, are arrayed, whereby the light emission for each part of each of the light-emitting lines is controlled thereby to display an image (refer to the Japanese Patent Laid-Open No. 61-103187).
In each of the light-emitting lines, a protective film, such as an MgO film, and a fluorescent substance layer are formed in the interior of a glass tube and a discharge gas consisting of Ne and Xe, for example, is filled in the glass tube. The fluorescent substance layer is formed on a supporting member called a boat, which is a mounted part having a sectional shape close to a semicircle, and this supporting member (boat) is inserted into the glass tube. After that, the glass tube is evacuated within a vacuum chamber while being heated and both ends of the glass tube are sealed after a discharge gas is filled. A large number of light-emitting lines thus fabricated are arrayed in parallel and fixed and electrodes are provided for these light-emitting lines. By applying a voltage to these electrodes, a discharge is generated in the interior of the light-emitting lines, whereby the fluorescent substance layer is caused to emit light.
In the plasma tube array (PTA) 100 shown here, light-emitting lines 10R, 10G, 10B, 10R, 10G, 10B, . . . , in which fluorescent substance layers generating respectively fluorescent light of the colors red (R), green (G) and blue (B) are disposed and a discharge gas is sealed, are arrayed parallel to each other and in a planar manner as a whole, and a transparent front surface supporting board 20 and a back surface supporting board 30 are disposed respectively on a display surface, which is a front surface, and a back surface of these many arrayed light-emitting lines 10R, 10G, 10B, 10R, 10G, 10B, . . . , with these many arrayed light-emitting lines 10R, 10G, 10B, 10R, 10G, 10B, . . . sandwiched between the front surface supporting board 20 and the back surface supporting board 30.
On the front surface supporting board 20 is formed a display electrode pair 21, which is constituted by two display electrodes 211, 212 extending parallel to each other in the array direction of the many light-emitting lines 10R, 10G, 10B, 10R, 10G, 10B, . . . , i.e., in a direction in which the display electrode pair 21 spans these many light-emitting lines 10R, 10G, 10B, 10R, 10G, 10B, . . . . This display electrode pair 21 is arrayed in multiple numbers in the longitudinal direction of the light-emitting lines 10R, 10G, 10B, 10R, 10G, 10B, . . . . The two display electrodes 211, 212 which constitute one display electrode pair 21 are constituted by bus electrodes 211a, 212a made of metal (for example, Cr/Cu/Cr), each formed on a side away from each other, and transparent electrodes 211b, 212b made from ITO thin films, each formed on a side close to each other. The bus electrodes 211a, 212a serve to lower the electric resistance of the display electrodes 211, 212, and the transparent electrodes 211b, 212b serve to ensure bright display by causing the luminous light in the light-emitting lines 10R, 10G, 10B, 10R, 10G, 10B, . . . to be transmitted to the front surface supporting board 20 side without intercepting the luminous light. The display electrode pair 21 is not limited to a transparent electrode and may be also constituted by an electrode of a structure having high aperture ratio, such as a mesh electrode.
On the back surface supporting board 30 are formed a large number of signal electrodes 31 made of metal which extend parallel to each other along each of the many arrayed light-emitting lines 10R, 10G, 10B, 10R, 10G, 10B, . . . in a manner corresponding to each of the light-emitting lines.
When the PTA 100 thus constructed is viewed in a planar manner, the part of intersection of the signal electrode 31 and the display electrode pair 21 becomes a unit light emission region (a unit discharge region). Display is performed by using one of the two display electrodes 211, 212 as a scanning electrode, selecting a light emission region by generating a selective discharge in the part of intersection of this scanning electrode and the signal electrode 31, and generating a display discharge between the display electrodes 211, 212 by use of a wall charge formed on the inner surface of the light-emitting line in the region due to the discharge. The selective discharge is an opposite discharge generated within a light-emitting line between the scanning electrode and the signal electrode 31, which are vertically opposite to each other, and the display electrode is a planar discharge generated within a light-emitting line between the display electrodes 211, 212 disposed parallel on a plane. Owing to this electrode arrangement, multiple light emission regions are formed within a light-emitting line in the longitudinal direction thereof.
Three light-emitting lines 10R, 10G, 10B are shown here. In each of the light-emitting lines 10R, 10G, 10B, a protective film 12, such as an MgO, is formed on the inner surface of a glass tube 11, and within the glass tube 11 is inserted a boat 13, which is a supporting member in which fluorescent substance layers 14R, 14G, 14B generating fluorescent light of the colors R, G, B are formed (refer to the Japanese Patent Laid-Open No. 2003-86141).
The boat 13 has a shape with a semicircular or U-shaped section or with a section similar to these sections, and also has a shape elongated long as with the glass tube 11 (refer to
Again with reference to
Each of the light-emitting lines 10R, 10G, 10B shown in
In the case of the structure shown in
A subframe (SF) in which the periods of “initialization,” “address” and “display” constitute one set is aligned in multiple numbers. In the period of “initialization”, initialization is performed to make preparations for next light emission for each display pixel, in the next period of “address”, a display pixel which is to emit light is selected from display pixels which are two-dimensionally aligned in many numbers, and in the next period of “display”, the display pixel selected in the period of “address” immediately before this “display” period emits light.
The time length of the period of “display” differs from one SF to another, and depending on combinations of SFs in which light emission is to be performed from among these multiple SFs within one frame, the light emission luminance related to the “one frame” of the display pixel is determined. That is, on the basis of each pixel value of each display pixel within one frame, a light emission pattern is found for each display pixel as to which SF light is used for light emission and which SF light is not used for light emission, among the SFs which are aligned in multiple numbers within the one frame. Each display pixel emits light according to a light emission pattern for each display pixel. As a result of this, an image for one frame is displayed on the display screen.
Part (A) of
Part (B) of
Although there are various ideas about a display driving method other than these two examples, details of them are omitted here.
In this display circuit section 100B, processing for pixel value-light emission pattern conversion 61 and driving processing 62 are executed as shown in
In processing for pixel value-light emission pattern conversion 61, for each pixel value, input image data is converted to a light emission pattern as to in which subframe (SF) light is emitted and in which subframe light is not emitted. In driving processing 62, the light emission of each pixel is controlled according to a light emission pattern obtained in the processing for pixel value-light emission pattern conversion 61.
In the circuit block shown in
Data which represents light emission patterns thus obtained, along with the address information of pixels, is inputted to the driver control circuit 52.
The driving processing 62 shown in
Incidentally, the driving processing 62 shown by a block in
In a PTA having a basic structure as described above, it is conceivable that a display surface on which images are displayed is formed as a curved surface by aligning light-emitting lines along the curved surface, and not in a planer manner.
For example, Japanese Patent Laid-Open No. 2003-92085 describes an example in which the whole area of the wall of a cylindrical room is a display surface.
By forming the display surface of a curved surface in this manner, it is possible to greatly increase the range of uses of a PTA.
Even in a case where a display surface is formed as a curved surface by arraying light-emitting lines so as to extend along the curved surface, there is no problem for a portion where the geometric environment of light-emitting lines is common to all light-emitting lines as in the case of the cylindrical arraying, which is shown in Japanese Patent Laid-Open No. 2003-92085. However, a problem occurs for a portion where the geometric environment differs from one light-emitting line to another.
The multiple light-emitting lines shown in
Two display electrodes 121, 122, which extend in the direction laterally intersecting these multiple light-emitting lines 10 are shown in
When multiple regions in different geometric environments are present on one display surface as in this example, display luminance differs from one region to another, posing the problem that nonuniformity in luminance occurs in terms of the whole area of the display surface.
That is, compared to the plane surface (zero curvature) shown in
Part (A) of
Part (B) of
Part (C) of
Thus, the larger the curvature (Part (A) of
Although the description has been given here of a display surface which is a convex surface having a positive curvature, the same thing applies also to the case of a display surface which is a concave surface having a negative curvature. In the case of a display surface which is a concave surface, the larger the absolute value of the curvature, the more the luminance increases.
The present invention has been made in view of the above circumstances and provides an array display apparatus which can display an image of uniform luminance irrespective of the planar shape of a display surface when image data representing a uniform image is inputted.
An array display apparatus of the present invention includes: multiple light-emitting tubes, which each have a fluorescent substance layer inside and are arrayed parallel to each other and along a display surface having a partially different curvature; a front surface supporting member and a back surface supporting member, which support these multiple light-emitting tubes by sandwiching the light-emitting tubes and extend over on the side of the display surface and on the side of a back surface, respectively; multiple display electrodes, which are formed on a surface opposite to the light-emitting tubes of the front surface supporting member and extend in a direction in which the display electrodes span the light-emitting tubes; multiple signal electrodes, which are formed on a surface opposite to the light-emitting tubes of the back surface supporting member in a manner corresponding to each of the light-emitting tubes and extend in a direction along the light-emitting tubes; and a luminance adjusting section which adjusts luminance by each of the light-emitting tubes according to a partial curvature of the display surface.
Because an array display apparatus of the present invention has the luminance adjusting section and adjusts luminance according to a partial curvature of the display surface, the occurrence of streaky regions with decreased luminance or increased luminance is prevented.
In the array display apparatus of the present invention, it is preferred that the luminance adjusting section is such that the larger an absolute value of curvature of a region of the display surface formed by a light-emitting tube, which surface is a convex surface, the higher the luminance of the display surface. Also, it is preferred that the luminance adjusting section is such that the larger an absolute value of curvature of a region of the display surface formed by a light-emitting tube, which surface is a concave surface, the lower the luminance of the display surface.
In the array display apparatus of the present invention, it is preferred that the luminance adjusting section includes a feature that the display electrodes have such an electrode structure that transmittance differs depending on a partial curvature of the display surface. Also, it is preferred that the luminance adjusting section includes a feature that the display electrodes have such an electrode structure that discharge efficiency differs depending on a partial curvature of the display surface when the same voltage is applied.
In the array display apparatus of the present invention, it is preferred that the luminance adjusting section includes a feature that the thickness of the fluorescent substance layer within the light-emitting tubes which form regions of the display surface differs depending on the curvature of each of the regions, or it is also preferred that the luminance adjusting section includes a feature that the position of the fluorescent substance layer disposed within the light-emitting tubes which form regions of the display surface differs depending on the curvature of each of the regions.
Furthermore, in the array display apparatus of the present invention, it is also preferred that the array display apparatus further includes a driving circuit, to which image data is input and which drives the display electrodes and the signal electrodes according to the image data, thereby causing an image by luminance distribution to be displayed on the display surface, and wherein the luminance adjusting section includes a data conversion circuit, to which image data is input and which gives weight, which differs depending on the curvature of each of regions constituting the display surface, to a pixel value of a pixel which is taken partial charge of by the light-emitting tube corresponding to each of the regions, generates new image data thereby and inputs the new image data to the driving circuit.
According to the present invention described above, it is possible to obtain an image of uniform luminance when image data showing a uniform image is inputted.
Embodiments of the present invention will be described below.
In various embodiments described below, the basic structure is the same as the PTA described by referring to
In both parts (A) and (B) of
The transmittance of light may be adjusted so that uniform luminance is obtained by forming display electrodes from metal meshes having different aperture ratios depending on the curvature of each region of the display surface in this manner.
In
In all parts (A) to (D) of
In the case of part (D) of
In
As shown in
In both of parts (A) and (B) of
Also here, a description will be given by comparing to the electrode structure of part (A) of
In part (B) of
In
As shown in
As described with reference to
In the case of part (A) of
Even when other conditions such as electrode structures are all common, relatively weak luminous light L is obtained in the case of part (A) of
In
Luminance which is uniform irrespective of curvature may be obtained by adopting light-emitting lines in which the thickness of the fluorescent substance layer is adjusted according to curvature like this.
As with
Part (A) of
Compared to part (A) of
In
Also in the case of part (B) of
Points at which the present invention differs from the conventional technique described with reference to
Compared to
Tables of correspondences between an address of a display pixel and a weighting factor of a pixel value of the address are stored in this weighting factor memory 50b.
When image data is inputted to the data control circuit 51, pixel value weighting processing 60, which is shown in
In this pixel value weighting processing 60, for each of the pixel values constituting an inputted image data, the weighting factor memory 50b is referred to by using an address of each pixel value as an index, thereby to find a weighting factor for each pixel value, and each pixel value is weighted by this weighting factor, whereby image data constituted by new pixel values is generated.
Weighting factors which correspond to the curvature of the display surface are stored in this weighting factor memory 50b. Therefore, image data obtained after the pixel value weighting processing 60 is executed becomes image data for which a decrease or increase in luminance by curvature has been corrected.
In the data control circuit 51, processing for image value-light emission pattern conversion 61 is executed for the image data after the pixel value weighting processing 60, and driving processing 62 is executed by the driver driving circuit 52 and the like. For the processing for pixel value-light emission pattern conversion 61 and the driving processing 62, have already described with reference to
As described with reference to
Number | Date | Country | Kind |
---|---|---|---|
2005-154275 | May 2005 | JP | national |
Number | Name | Date | Kind |
---|---|---|---|
6356012 | Bae | Mar 2002 | B1 |
6577060 | Tokai et al. | Jun 2003 | B2 |
6771307 | Waki et al. | Aug 2004 | B2 |
6794812 | Yamada et al. | Sep 2004 | B2 |
6836064 | Yamada et al. | Dec 2004 | B2 |
6890087 | Ono | May 2005 | B2 |
7122961 | Wedding | Oct 2006 | B1 |
7157854 | Wedding | Jan 2007 | B1 |
7176628 | Wedding | Feb 2007 | B1 |
7405520 | Ueno et al. | Jul 2008 | B2 |
20030214225 | Yamada et al. | Nov 2003 | A1 |
20050037843 | Wells et al. | Feb 2005 | A1 |
20060267862 | Shinohe et al. | Nov 2006 | A1 |
Number | Date | Country |
---|---|---|
1461033 | Dec 2003 | CN |
61-103187 | May 1986 | JP |
2001-176315 | Jun 2001 | JP |
2003-086141 | Mar 2003 | JP |
2003-092085 | Mar 2003 | JP |
Number | Date | Country | |
---|---|---|---|
20060267862 A1 | Nov 2006 | US |