Gasparik, F. (1980) “Session XI: Data Acquisition Components -THAM 11.2: An Autozeroing Sample and Hold IC ” 1980 IEEE Solid State Circuits Conference Digest of Technical Papers, pp. 132-133. |
Gasparik, F. (1980) “A Precision Autozeroing Sample and Hold Integrated Circuit” IEEE Journal of Solid-State Circuits, SC-15(6):945-949. |
Harris, F. et al. (1989) “New Results with Oversampled Converters” Conference Record of the Twenty-third Asilomar Conference on Signals, Systems & Computers, 2:844-848. |
Hoskins, K. (1985) “Active Offset Correction Integrated in CMOS Technology” Elektronik Industrie, 16(6):96, 98, 100 and 102 (English language abstract provided). |
Hribik, J. (1999) “Computer-To-Frequency Converters with Feedback” Journal of Electrical Engineering, 50(1-2):44-46. |
Ishikawa, M. et al. (1989) “An 8-bit 50-MHz CMOS Subranging A/D Converter with Pipelined Wide-Band S/H” IEEE Journal of Solid-State Circuits, 24(6):1485-1491. |
Kudo, M. et al. (1986) “A Proposal of Various Recursive Switched Capactor Filters Using a Single OP-Amp and Experimental Results” Electronics and Communications in Japan, Part 2, 69(2):84-92. |
Matej, V. (1990) “A Ramp Generator” Sdelovaci Technika, 38(6):224-225 (English language abstract provided). |
Real, P. et al. (1991) “TPM 10:1: A 14b Linear, 250ns Sample-and-Hold Subsystem with Self-Correction” IEEE International Solid State Circuits Conference DIgest of Technical Papers, pp. 164-165. |
Shovak, A. et al. (1992) “Median-Based Offset Cancellation Circuit Technique” 1992 IEEE International Symposium on Circuits and System, 4:2033-2036. |
Signell, S. et al. (1989) “Offset-Compensatio of Two-Phase Switched-Capacitor Filters” IEEE Transactions on Circuits and Systems, 36(1):31-41. |
Skribanowitz, G. (1990) Low Frequency Filter VF 30) Radio Fernsehen Elektronik, 39(91):35-37 (English language abstract provided). |
Sone, K. et al. (1993) “A 10-b 100-Msample/s Pipelined Subranging BiCMOS ADC” IEEE Journal of Solid-State Circuits, 28(12):1180-1186. |
Wiegerink, R. et al. (1989) 37 Offset cancelling Circuit) IEEE Journal of Solid-State Circuits, 24(3):651-658. |