“DC and Transient Output Variables.”, HSPICE User's Manual, vol 3, Meta-Software, Inc., HSPICE Version H92,, pp. 4-16—4-18, (1992). |
“Probing Subcircuit Currents.”, ADM User's Guide, Version 1.5, ADS Software, Inc., pp, 4-5—4-7, (Feb. 1995). |
Engel, T.G., “Splice: A New Analytical Network Analysis Software”, IEEE, pp. 2c6.17-2c6.19, (1995). |
Frezza, S.T., et al., “SPAR: A Schematic Place and Route System”, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 12(7), 956-973, (Jul. 1993). |
Harrington, B.K., “SPIL—A Program to Automatically Create ASIC Macro Models for Logic Simulation”, IEEE, pp.p5-5.1—P5.5.4, (1990). |
Kim, H.K., et al., “Concurrency Preserving Partitioning (CPP) for Parallel Logic Simulation”, IEEE, 98-105, (1996). |
Mitra, J., et al., “Incorporating the DC Load Flow Model in the Decomposition-Simulation Method of Multi-Area Reliability Evaluation”, IEEE, 1245-1253, (1996). |
Navabi, Z., et al., “Modeling Strategy for Post Layout Verification”, 7.1-7.4, (1990). |
Pavan, P., et al., “A Complete Radiation Reliability Software Simulator”, IEEE Transactions on Nuclear Science, vol. 41, No. 6, pp. 2619-2630, (Dec. 1994). |
Sekine, M., et al., “An Advanced Design System: Design Capture, Functional Test Generation, Mixed Level Simulation and Logic Synthesis”, IEEE Proceedings of IEEE Custom Integrated Circuits Conference, 19.4.1-19.4.6, (1989). |