Patent Grant
9293999
1. Technical Field
The present disclosure generally relates to power converters.
2. Description of the Related Art
DC/DC converters are a type of power supply which converts an input DC voltage to a different output DC voltage. Such converters typically include a transformer that is electrically coupled via a switching circuit between a voltage source and a load. Converters known as forward converters include a main switch connected between the voltage source and the primary winding of the transformer to provide forward power transfer to the secondary winding of the transformer when the switch is on and conducting. A metal oxide semiconductor field effect transistor (MOSFET) device is typically used for the switch.
Power converter designs are often constrained by various requirements, such as efficiency, input voltage range, output voltage, power density, and footprint area. These constraints require certain performance tradeoffs. For instance, achieving higher efficiencies may require a more narrow input voltage range. To further improve efficiencies, active-reset schemes and synchronous rectifications are often employed. These synchronous rectification schemes can either be active-control or self-driven.
A limitation of forward converters is that it may be necessary to reset the transformer core to prevent saturation (i.e., discharge the magnetizing current of the transformer during the off period of the main switch). This limitation results from the unipolar character of the transformer core excitation. Techniques exist for resetting the transformer of a forward converter. One such technique is to include a resistor-capacitor-diode (RCD) network in parallel with the primary winding. The RCD network clamps the voltage on the switch to the minimal peak voltage consistent with a given source voltage and switch duty cycle, thereby eliminating the need for dead time while allowing for a wide range of duty cycles. This tends to reduce the voltage stress applied to the switch. Nevertheless, this transformer resetting technique reduces the efficiency of the converter due to the dissipation of the magnetizing energy accumulated in the transformer during the on period of the switch. Instead of being recycled, this magnetizing energy is partially converted into heat by the RCD network.
Another method of transformer resetting is to use a series connection of a capacitor and an auxiliary switch connected across the transformer winding either on the primary side or on the secondary side (referred to as an “active clamp” or “active reset”). When the main switch is turned off, the auxiliary switch is turned on, and vice versa. Thus, magnetizing energy in the transformer is transferred to the clamping capacitor, and the clamping capacitor resonates with the magnetizing inductance to maintain the necessary level of reset voltage. This active clamp reset provides non-dissipative reset of the transformer and minimal voltage stress on the main switch under steady state conditions as dead time is almost zero. For this reason, the active clamp method is compatible with self-driven synchronous rectification.
In switching power supply circuits employing synchronous rectifiers, the diodes are replaced by power transistors to obtain a lower on-state voltage drop. The synchronous rectifier generally uses n-channel MOSFETs rather than diodes to avoid the turn-on voltage drop of diodes which can be significant for low output voltage power supplies. The transistors are biased to conduct when a diode would have been conducting from anode to cathode, and conversely, are gated to block current when a diode would have been blocking from cathode to anode. Although MOSFETs usually serve this purpose, bipolar transistors and other active semiconductor switches may also be suitable.
In these synchronous rectifier circuits, the gate signals can be self-driven, i.e., the gate signal can be tied to the power circuit, or controlled-driven, i.e., the gate signal is derived from some point in the circuit and goes through some active processing circuit before being fed to the MOSFET gate driver. In a power converter, the synchronous rectifier which conducts during the non-conducting period of the main power switch (switches) may be referred to as a freewheeling or “catch” synchronous rectifier. The synchronous rectifier which conducts during the conducting period of the main power switch (switches) may be referred to as a forward synchronous rectifier.
A secondary winding 14 of the transformer T is connected to an output lead Vo through a synchronous rectifier including MOSFET rectifying devices SR1 and SR2. Each rectifying device SR1 and SR2 includes a body diode. With the power switch Q1 conducting, the input voltage Vin is applied across the primary winding 12. The secondary winding 14 is oriented in polarity to respond to the primary voltage with a current flow through an inductor Lo, through the load RL connected to the output lead, and back through the MOSFET rectifier device SR1 to the secondary winding 14. Continuity of the current flow in the inductor Lo when the power switch Q1 is non-conducting is maintained by the current path provided by the conduction of the MOSFET rectifier device SR2. An output filter capacitor Co shunts the output of the converter 10.
Conductivity of the two rectifier devices SR1 and SR2 is controlled by SR gate drive logic 16 which may receive signals by a primary active-reset pulse-width modulated (PWM) controller 18 via isolated feedback and synchronization logic 20. The active-reset PWM controller 18 may include, for example, one or more oscillators, comparators, and/or flip-flops. The output of the PWM controller 18 provides a PWM drive signal to the main switch Q1 and the auxiliary switch Q2.
The active-control methods like the one shown in
With the self-driven methods, the driving signal is generated using discrete components and/or extra transformer windings which produce the necessary signals for driving the synchronous rectifying devices.
For example,
Self-driven rectification schemes such as that shown in
These conventional self-driven methods have several drawbacks, but such drawbacks are not limited to the gate drive voltages. For a given output voltage and input voltage range, the transformer ratio should be calculated properly so that the catch synchronous FET has sufficient gate voltage to fully enhance at the highest line but not to exceed the maximum gate voltage rating at the lowest line, and it should be ensured that the forward synchronous FET has sufficient gate voltage to fully enhance at the lowest line but not to exceed the maximum gate voltage at the highest line.
These two contradictory requirements between the forward and catch synchronous FETs make it difficult to achieve a wide input. As such, the input voltage range is usually compromised and has be made more narrow until the desired output voltage is feasible with the required transformer turns ratio. A potential mitigation to provide sufficient gate voltage for full enhancement of the FETs while not exceeding the maximum gate-source voltage (Vgs) rating would be to clamp the gate voltages when Vgs is at its highest value. Zener diodes are typically used for this purpose but the power losses in them are not desirable since the primary purpose of synchronous rectification is to minimize losses in the secondary switches.
A secondary winding 104 of the transformer 102 has two synchronous rectifiers, a switch 114 and a switch 115, which are driven by circuitry described below so as to conduct at appropriate times to rectify the voltage waveform produced across the secondary winding 104. An output inductor 113 and an output capacitor 116 act to smooth voltage and current variations in the output current and voltage respectively. A resistor 118 and a capacitor 117 are illustrative of loads on the power supply, while a secondary side ground reference point 119a is coupled to the loads.
Tertiary windings 105 and 106 of the transformer 102 produce the driving voltages for the synchronous rectifying switches 114 and 115. Voltage pulses produced at the windings 105 and 106 due to the variations in current in the primary winding 103 are passed through capacitors 120 and 123, respectively, to the gates of the switches 114 and 115, respectively. Diodes 121 and 124 provide a current path during the reverse voltage cycles of the windings 105 and 106, while the resistors 122 and 125 ensure that the gates of the switches 114 and 115 will be turned off when no driving voltage is present. A secondary side ground reference point 119b may be conductively continuous with the ground reference point 119a.
For active clamp forward converters like the converter shown in
An automatic enhanced self-driven synchronous rectification (AESDSR) control circuit for an active-clamp forward converter, the active clamp forward converter including a transformer having a primary winding and a secondary winding, a primary circuit electrically coupled to the primary winding, a secondary circuit electrically coupled to the secondary winding, the secondary circuit comprising first and second synchronous rectifying elements electrically connected in series with each other and electrically connected in parallel to the secondary winding, the first and second synchronous rectifying elements being electrically coupled together at a common node, the first and second synchronous rectifying elements comprising respective first and second control nodes, the AESDSR control circuit may be summarized as including: a first passive synchronous rectifier (SR) control circuit comprising: a first direct current (DC) voltage divider circuit electrically coupled between a first node of the secondary winding and the common node, the first DC voltage divider circuit having an output electrically connected to the first control node of the first synchronous rectifying element; a first alternating current (AC) voltage divider circuit electrically coupled between the first node of the secondary winding and the common node, the first AC voltage divider circuit having an output electrically connected to the first control node of the first synchronous rectifying element; and a first control node voltage limiter circuit electrically coupled between the first control node of the first synchronous rectifying element and the common node; and a second passive SR control circuit comprising: a second DC voltage divider circuit electrically coupled between a second node of the secondary winding and the common node, the second DC voltage divider circuit having an output electrically connected to the second control node of the second synchronous rectifying element; a second AC voltage divider circuit electrically coupled between the second node of the secondary winding and the common node, the second AC voltage divider circuit having an output electrically connected to the second control node of the second synchronous rectifying element; and a second control node voltage limiter circuit electrically coupled between the second control node of the second synchronous rectifying element and the common node.
The first passive SR control circuit may include a first peak current limiter circuit electrically coupled between the common node and the first node of the secondary winding, and the second passive SR control circuit may include a second peak current limiter circuit electrically coupled between the common node and the second node of the secondary winding. The first peak current limiter circuit may include a first resistor coupled in parallel with a first diode, and the second peak current limiter circuit may include a second resistor coupled in parallel with a second diode. Each of the first DC voltage divider circuit and the second DC voltage divider circuit may include at least two resistors. The first AC voltage divider circuit may include a capacitor and an internal capacitance of the first synchronous rectifying element, and the second AC voltage divider circuit may include a capacitor and an internal capacitance of the second synchronous rectifying element. The first control node voltage limiter circuit may include a first zener diode and a second zener diode electrically connected anode-to-anode with each other, and the second control node voltage limiter circuit may include a third zener diode and a fourth zener diode electrically connected anode-to-anode with each other. The first control node voltage limiter circuit may include: a first zener diode and a second zener diode each comprising an anode and a cathode, the cathode of the first zener diode electrically coupled to the first control node, the cathode of the second zener diode electrically coupled to the common node, and the anode of the first zener diode electrically coupled to the anode of the second zener diode; and the second control node voltage limiter circuit may include: a third zener diode and a fourth zener diode each comprising an anode and a cathode, the cathode of the third zener diode electrically coupled to the second control node, the cathode of the fourth zener diode electrically coupled to the common node, and the anode of the third zener diode electrically coupled to the anode of the fourth zener diode.
An automatic enhanced self-driven synchronous rectification (AESDSR) control circuit for an active-clamp forward converter, the active clamp forward converter comprising a transformer having a primary winding and a secondary winding, a primary circuit electrically coupled to the primary winding, a secondary circuit electrically coupled to the secondary winding, the secondary circuit comprising first and second synchronous rectifying elements electrically connected in series with each other and electrically connected in parallel to the secondary winding, the first and second synchronous rectifying elements being electrically coupled together at a common node, the first and second synchronous rectifying elements comprising respective first and second control nodes, the AESDSR circuit may be summarized as including: a first passive synchronous rectifier (SR) control circuit comprising: a first direct current (DC) voltage divider circuit electrically coupled between a first node of the secondary winding and the common node, the first DC voltage divider circuit having an output electrically connected to the first control node of the first synchronous rectifying element, the first DC voltage divider comprising at least two resistors; a first alternating current (AC) voltage divider circuit electrically coupled between the first node of the secondary winding and the common node, the first AC voltage divider circuit having an output electrically connected to the first control node of the first synchronous rectifying element, the first AC voltage divider circuit comprises a capacitor and an internal capacitance of the first synchronous rectifying element; and a first control node voltage limiter circuit electrically coupled between the first control node of the first synchronous rectifying element and the common node, the first control node voltage limiter circuit comprises a first zener diode and a second zener diode each comprising an anode and a cathode, the cathode of the first zener diode electrically coupled to the first control node, the cathode of the second zener diode electrically coupled to the common node, and the anode of the first zener diode electrically coupled to the anode of the second zener diode; and a second passive synchronous rectifier (SR) control circuit comprising: a second direct current (DC) voltage divider circuit electrically coupled between a second node of the secondary winding and the common node, the second DC voltage divider circuit having an output electrically connected to the second control node of the second synchronous rectifying element, the second DC voltage divider comprising at least two resistors; a second alternating current (AC) voltage divider circuit electrically coupled between the second node of the secondary winding and the common node, the second AC voltage divider circuit having an output electrically connected to the second control node of the second synchronous rectifying element, the second AC voltage divider circuit comprises a capacitor and an internal capacitance of the second synchronous rectifying element; and a second control node voltage limiter circuit electrically coupled between the second control node of the second synchronous rectifying element and the common node, the second control node voltage limiter circuit comprises a third zener diode and a fourth zener diode each comprising an anode and a cathode, the cathode of the third zener diode electrically coupled to the second control node, the cathode of the fourth zener diode electrically coupled to the common node, and the anode of the third zener diode electrically coupled to the anode of the fourth zener diode.
The first passive SR control circuit may include a first peak current limiter circuit electrically coupled between the common node and the first node of the secondary winding, and the second passive SR control circuit may include a second peak current limiter circuit electrically coupled between the common node and the second node of the secondary winding. The first peak current limiter circuit may include a first resistor coupled in parallel with a first diode, and the second peak current limiter circuit may include a second resistor coupled in parallel with a second diode.
An active-clamp forward converter may be summarized as including: a transformer having a primary winding and a secondary winding; a primary circuit electrically coupled to the primary winding; a secondary circuit electrically coupled to the secondary winding, the secondary circuit comprising first and second synchronous rectifying elements electrically connected in series with each other and electrically connected in parallel to the secondary winding, the first and second synchronous rectifying elements being electrically coupled together at a common node, the first and second synchronous rectifying elements comprising respective first and second control nodes; and an automatic enhanced self-driven synchronous rectification (AESDSR) control circuit comprising: a first passive synchronous rectifier (SR) control circuit comprising: a first direct current (DC) voltage divider circuit electrically coupled between a first node of the secondary winding and the common node, the first DC voltage divider circuit having an output electrically connected to the first control node of the first synchronous rectifying element; a first alternating current (AC) voltage divider circuit electrically coupled between the first node of the secondary winding and the common node, the first AC voltage divider circuit having an output electrically connected to the first control node of the first synchronous rectifying element; and a first control node voltage limiter circuit electrically coupled between the first control node of the first synchronous rectifying element and the common node; and a second passive SR control circuit comprising: a second DC voltage divider circuit electrically coupled between a second node of the secondary winding and the common node, the second DC voltage divider circuit having an output electrically connected to the second control node of the second synchronous rectifying element; a second AC voltage divider circuit electrically coupled between the second node of the secondary winding and the common node, the second AC voltage divider circuit having an output electrically connected to the second control node of the second synchronous rectifying element; and a second control node voltage limiter circuit electrically coupled between the second control node of the second synchronous rectifying element and the common node.
Each of the first and second synchronous rectifying elements may include a metal oxide semiconductor field effect transistor. The first passive SR control circuit may include a first peak current limiter circuit electrically coupled between the common node and the first node of the secondary winding, and the second passive SR control circuit may include a second peak current limiter circuit electrically coupled between the common node and the second node of the secondary winding. The first peak current limiter circuit may include a first resistor coupled in parallel with a first diode, and the second peak current limiter circuit may include a second resistor coupled in parallel with a second diode. Each of the first DC voltage divider circuit and the second DC voltage divider circuit may include at least two resistors. The first AC voltage divider circuit may include a capacitor and an internal capacitance of the first synchronous rectifying element, and the second AC voltage divider circuit may include a capacitor and an internal capacitance of the second synchronous rectifying element. The first control node voltage limiter circuit may include a first zener diode and a second zener diode electrically connected anode-to-anode with each other, and the second control node voltage limiter circuit may include a third zener diode and a fourth zener diode electrically connected anode-to-anode with each other. The first control node voltage limiter circuit may include: a first zener diode and a second zener diode each comprising an anode and a cathode, the cathode of the first zener diode electrically coupled to the first control node, the cathode of the second zener diode electrically coupled to the common node, and the anode of the first zener diode electrically coupled to the anode of the second zener diode; and the second control node voltage limiter circuit may include: a third zener diode and a fourth zener diode each comprising an anode and a cathode, the cathode of the third zener diode electrically coupled to the second control node, the cathode of the fourth zener diode electrically coupled to the common node, and the anode of the third zener diode electrically coupled to the anode of the fourth zener diode.
An active-clamped power converter may be summarized as including: a pair of input terminals supplied with input direct current (DC) voltage; a pair of output terminals which outputs DC voltage; a transformer having a primary winding and a secondary winding; a primary circuit electrically coupled to the input terminals and the primary winding of the transformer; a secondary circuit electrically coupled to the output terminals and the secondary winding of the transformer; a control circuit operatively coupled to at least one of the output terminals to control the primary circuit to produce a main switch control signal and a subsidiary switch control signal; the primary circuit comprising: a main switch electrically coupled in series with the primary winding of the transformer to form a primary series connection circuit and operable responsive to the main switch control signal to be selectively put into an on-state and an off-state, the primary series connection circuit being electrically coupled between the input terminals; and a first series circuit, connected in parallel with the primary winding of the transformer, comprising a clamping capacitor and a subsidiary switch which is operable responsive to the subsidiary control signal to be selectively put into an on-state and an off-state, the subsidiary switch carrying out reverse operation with the main switch to clamp a primary reset voltage appearing at the primary winding of the transformer; the secondary circuit comprising: a synchronous rectifier connected in parallel to the secondary winding of the transformer, the synchronous rectifier comprising: a second series circuit, electrically coupled in parallel to the secondary winding of the transformer, the second series circuit comprising first and second synchronous rectifying elements which are operable in synchrony with the main switch, the first and the second synchronous rectifying elements having first and second control nodes, respectively, the first and the second synchronous rectifying elements being joined together at a common node; a first passive synchronous rectifier (SR) control circuit comprising: a first direct current (DC) voltage divider circuit electrically coupled between a first node of the secondary winding and the common node, the first DC voltage divider circuit having an output electrically connected to the first control node of the first synchronous rectifying element; a first alternating current (AC) voltage divider circuit electrically coupled between the first node of the secondary winding and the common node, the first AC voltage divider circuit having an output electrically connected to the first control node of the first synchronous rectifying element; and a first control node voltage limiter circuit electrically coupled between the first control node of the first synchronous rectifying element and the common node; and a second passive SR control circuit comprising: a second DC voltage divider circuit electrically coupled between a second node of the secondary winding and the common node, the second DC voltage divider circuit having an output electrically connected to the second control node of the second synchronous rectifying element; a second AC voltage divider circuit electrically coupled between the second node of the secondary winding and the common node, the second AC voltage divider circuit having an output electrically connected to the second control node of the second synchronous rectifying element; and a second control node voltage limiter circuit electrically coupled between the second control node of the second synchronous rectifying element and the common node.
The first passive SR control circuit may include a first peak current limiter circuit electrically coupled between the common node and the first node of the secondary winding, and the second passive SR control circuit may include a second peak current limiter circuit electrically coupled between the common node and the second node of the secondary winding. The first peak current limiter circuit may include a first resistor coupled in parallel with a first diode, and the second peak current limiter circuit may include a second resistor coupled in parallel with a second diode. Each of the first DC voltage divider circuit and the second DC voltage divider circuit may include at least two resistors. The first AC voltage divider circuit may include a capacitor and an internal capacitance of the first synchronous rectifying element, and the second AC voltage divider circuit may include a capacitor and an internal capacitance of the second synchronous rectifying element. The first control node voltage limiter circuit may include a first zener diode and a second zener diode electrically connected anode-to-anode with each other, and the second control node voltage limiter circuit may include a third zener diode and a fourth zener diode electrically connected anode-to-anode with each other. The first control node voltage limiter circuit may include: a first zener diode and a second zener diode each comprising an anode and a cathode, the cathode of the first zener diode electrically coupled to the first control node, the cathode of the second zener diode electrically coupled to the common node, and the anode of the first zener diode electrically coupled to the anode of the second zener diode; and the second control node voltage limiter circuit may include: a third zener diode and a fourth zener diode each comprising an anode and a cathode, the cathode of the third zener diode electrically coupled to the second control node, the cathode of the fourth zener diode electrically coupled to the common node, and the anode of the third zener diode electrically coupled to the anode of the fourth zener diode.
In the drawings, identical reference numbers identify similar elements or acts. The sizes and relative positions of elements in the drawings are not necessarily drawn to scale. For example, the shapes of various elements and angles are not necessarily drawn to scale, and some of these elements may be arbitrarily enlarged and positioned to improve drawing legibility. Further, the particular shapes of the elements as drawn, are not necessarily intended to convey any information regarding the actual shape of the particular elements, and may have been solely selected for ease of recognition in the drawings.
In the following description, certain specific details are set forth in order to provide a thorough understanding of various disclosed implementations. However, one skilled in the relevant art will recognize that implementations may be practiced without one or more of these specific details, or with other methods, components, materials, etc. In other instances, well-known structures associated with computer systems, server computers, and/or communications networks have not been shown or described in detail to avoid unnecessarily obscuring descriptions of the implementations.
Unless the context requires otherwise, throughout the specification and claims that follow, the word “comprising” is synonymous with “including,” and is inclusive or open-ended (i.e., does not exclude additional, unrecited elements or method acts).
Reference throughout this specification to “one implementation” or “an implementation” means that a particular feature, structure or characteristic described in connection with the implementation is included in at least one implementation. Thus, the appearances of the phrases “in one implementation” or “in an implementation” in various places throughout this specification are not necessarily all referring to the same implementation. Furthermore, the particular features, structures, or characteristics may be combined in any suitable manner in one or more implementations.
As used in this specification and the appended claims, the singular forms “a,” “an,” and “the” include plural referents unless the content clearly dictates otherwise. It should also be noted that the term “or” is generally employed in its sense including “and/or” unless the content clearly dictates otherwise.
The headings and Abstract of the Disclosure provided herein are for convenience only and do not interpret the scope or meaning of the implementations.
One or more implementations of the present disclosure are directed to systems and methods for providing a self-driven synchronous rectification circuit for an active-clamp forward converter which includes automatically enhancing synchronous MOSFETs and maximizing input voltage range. The gate signals for the synchronous MOSFETs are derived from a unipolar magnetic coupling signal instead of a bipolarized magnetic coupling signal. The unipolar signal is retained for fully enhanced driving of the MOSFETs at low line voltage and the unipolar signal is automatically converted to a bipolar signal at high line amplitude due to line variance to maximize input voltage range by utilizing non-polarized characteristics of the MOSFET gate-to-source voltage (Vgs). The circuit permits efficient scaling for higher output voltages such as 12 volts DC or 15 volts DC, without requiring extra windings on the transformer of the forward converter.
One or more implementations disclosed herein overcome the inherent issues of conventional self-driven synchronous rectification schemes. The implementations achieve high efficiency, maximum power density, minimal part count, and maximum wide input range with highest output voltage (e.g., 12 VDC, 15 VDC) without requiring an extra winding on the transformer, and automatically maintain the gate drive signals for full enhancement of the synchronous rectifier switches. These features are difficult to achieve using conventional self-driven synchronous rectification methods; as such, methods are not able to achieve the wide input range concurrently with higher output voltages.
A secondary winding 154 of the transformer T1 is connected to output leads +Vo and −Vo through a synchronous rectifier including MOSFET rectifying devices Q52 and Q53. Each of the rectifying devices Q52 and Q53 includes a body diode. With the main switch Q14 conducting, the input voltage Vin is applied across the primary winding 152. The secondary winding 154 is oriented in polarity to respond to the primary voltage with a current flow through an inductor L2, through the load (not shown) connected to the output leads +Vo and −Vo, and back through the switch Q52 to the secondary winding 154. Continuity of the current flow in the inductor L2 when the main switch Q14 is non-conducting is maintained by the current path provided by the conduction of the switch Q53. An output filter capacitor C54 shunts the output of the converter 150.
An active-reset PWM controller 156 may control the operation of the switches Q12 and Q14. The PWM controller 156 may receive feedback signals indicative of the voltage at the output leads +Vo and −Vo via a voltage sense circuit 158 and an isolated feedback circuit 160.
Conductivity of the two rectifier devices Q52 and Q53 is controlled by a first passive synchronous rectifier (SR) control circuit 162 and a second passive synchronous rectifier (SR) control circuit 164, respectively. The first passive SR control circuit 162 includes a first DC voltage divider which includes resistors R70 and R51. The first passive SR control circuit 162 also includes a first AC voltage divider which includes a capacitor C50 and an internal gate-source capacitance Cgs(Q52) of the switch Q52. The first passive SR control circuit 162 also includes a first control node voltage limiter circuit that includes zener diodes VR50 and VR51, and a first peak current limiter circuit which includes a resistor R50 and a diode CR51.
More specifically, the resistor R51 of the first DC voltage divider circuit is electrically coupled between a common node 166 to which the source nodes of the switches Q52 and Q53 are coupled and a gate or control node 168 of the switch Q52. The resistor R70 of the first DC voltage divider is electrically coupled between a first node C of the secondary winding 154 and the control node 168 of the switch Q52 through the resistor R50 and the diode CR51 of the first peak current limiter circuit.
The capacitor C50 of the first AC voltage divider is electrically coupled between the first node C of the secondary winding 154 and the control node 168 of the switch Q52 through the resistor R50 and diode CR51 of the peak current limiter circuit. The internal capacitor Cgs(Q52) of the switch Q52 provides a capacitance for the first AC voltage divider between the control node 168 of the switch Q52 and the common node 166.
The zener diodes VR50 and VR51 of the first control node voltage limiter circuit are coupled together in series between the common node 166 and the control node 168 of the switch Q52 with their anodes connected together (“anode-to-anode” connected).
The second passive SR control circuit 164 includes a second DC voltage divider which includes resistors R71 and R53, and a second AC voltage divider which includes a capacitor C51 and the internal gate-source capacitance Cgs(Q53) of the switch Q53. The second passive SR control circuit 164 also includes a second control node voltage limiter circuit that includes zener diodes VR54 and VR55, and a second peak current limiter circuit which includes a resistor R52 and a diode CR52.
More specifically, the resistor R53 of the second DC voltage divider circuit is electrically coupled between the common node 166 and a gate or control node 170 of the switch Q53. The resistor R71 of the second DC voltage divider is electrically coupled between a second node D of the secondary winding and the control node 170 of the switch Q53 through the resistor R52 and the diode CR52 of the second peak current limiter circuit.
The capacitor C51 of the second AC voltage divider is electrically coupled between the second node D of the secondary winding and the control node 170 of the switch Q53 through the resistor R52 and the diode CR52 of the second peak current limiter circuit. The internal capacitor Cgs(Q53) of the switch Q53 provides a capacitance for the second AC voltage divider between the control node 170 of the switch Q53 and the common node 166.
The zener diodes VR54 and VR55 of the second control node voltage limiter circuit are coupled together in series between the common node 166 and the control node 170 of the switch Q53 with their anodes connected together (“anode-to-anode” connected).
As noted above, the capacitors Cgs(Q52) and Cgs(Q53) are the measured gate-source capacitance of the MOSFET switches Q52 and Q53. Different MOSFETs will have different values. Thus, although the capacitors Cgs(Q52) and Cgs(Q53) are shown in
For the first control node voltage limiter circuit, the dynamic range or maximum input voltage range ratio is defined by the following equation:
where VGSmin is the minimum VGS at which the MOSFET switch Q52 can be fully enhanced, VF is the forward voltage drop of diodes VR50 and VR51, and VZ1 and VZ2 are the zener voltages of the diodes VR50 and VR51, respectively.
For the second control node voltage limiter circuit, the dynamic range or maximum input voltage range ratio is defined by the following equation:
where VGSmin is the minimum VGS at which the MOSFET switch Q53 can be fully enhanced, VF is the forward voltage drop of diodes VR54 and VR55, and VZ1 and VZ2 are the zener voltages of the zener diodes VR54 and VR55, respectively.
The zener diode VR50 plus the forward drop of the zener diode VR51 and the zener diode VR54 plus the forward drop of the zener diode VR55 set the maximum positive gate signal level at the respective control nodes 168 and 170 of the switches Q52 and Q53, respectively. The zener diodes VR51 and VR55 allow the gate signal at the respective control nodes 168 and 170 of the switches Q52 and Q53 to go negative when the amplitude is excessive. The zener diode VR51 plus the forward drop of the zener diode VR50 and the zener diode VR55 plus the forward drop of the zener diode VR54 also set the maximum negative gate signal at the respective control nodes 168 and 170 of the switches Q52 and Q53, respectively.
The zener diode pairs (e.g., diodes VR50 and VR51 or diodes VR54 and VR55) in conjunction with the AC voltage dividers function to automatically shift the voltage Vgs to be less than zero volts (i.e., negative voltage) at high line voltages. For example, if the converter 150 did not include the zener diodes VR51 and VR55, the zener diodes VR50 and VR54 would provide a mechanism to prevent the respective voltages Vgs from exceeding the Vgs maximum rating. However, such an implementation would be very costly in terms of efficiency and power dissipation by the zener diodes VR50 and VR54, as the zener diodes VR50 and VR54 would be hard clipping the Vgs at high zener current.
A design flow for achieving one or more implementations of the present disclosure is now described. First, for an active-reset or active-clamp forward converter topology, the maximum required input voltage range and output voltage are determined. Then, the required transformer turns ratio is determined. Additionally, the gate-source intrinsic capacitance Cgs of the switches Q52 and Q53 are measured.
The minimum voltage and maximum voltage of the node C of the transformer T1 for the determined input range and transformer ratio may be determined. Based on the measured Cgs(Q52) and Cgs(Q53), the required values for the capacitors C50 and C51, respectively, for the AC voltage dividers may be calculated. The required DC voltage divider resistor values R70/R51 and R71/R53 may also be calculated.
The required zener voltage for the zener diodes VR50, VR51, VR54 and VR55 may be calculated so that the gate voltages of the switches Q52 and Q53 do not exceed the maximum positive voltage Vgs (diodes VR50 and VR54) and the maximum negative voltage Vgs (diodes VR51 and VR55).
For an input voltage of 16 V, the Vgs pedestal or turn-off voltage is about −1 V for Q52 and about −15 V for Q53. Likewise, the turn-on voltage is about 7 V for Q52 and 16 V for Q53. The Vgs voltage levels in
The implementations of the present disclosure successfully and automatically convert a unipolar signal into a bipolar signal when the amplitude is increasing due to line variance more than a voltage level set by zener diodes VR50 and VR54 (
The voltage scaling is required for the high voltage node C of the transformer T1 which especially occurs on higher output voltage models such as 15 VDC. The auto scaling of Vgs can be seen when comparing the voltage at the node C (
The simulated circuit discussed below with reference to
From
Once the voltage Vsec is sufficiently high such that the voltage Vgs reaches the zener voltage plus a diode voltage drop, the voltage Vgs positive peak stays fixed as shown in
As shown in
As shown, the voltage Vgs in
One or more implementations of the present disclosure provide numerous advantageous features. For example, in one or more implementations, the gate signals which drive the synchronous rectifier switches are derived from a unipolar magnetically coupling instead of bipolarized magnetic coupling signal. As another example, the bipolar and negative voltage of the gate signals can enhance turn-off of the MOSFET when exposed to radiation effects. Further, the magnetic unipolar signal is also maintained at low line to provide the necessary gate drive to fully enhance the MOSFETs.
As discussed above, in some implementations the magnetic unipolar signal automatically converts from unipolar to bipolar at high line to maximize input voltage range. The implementations discussed herein also provide scaling ability to allow higher output voltages such as 12 VDC or 15 VDC, without requiring extra windings. Further, as discussed above, there is minimal power dissipation through the pairs of zener diodes (e.g., zener diodes VR50 and VR51, or zener diodes VR54 and VR55 of
One or more implementations of the present disclosure also have numerous advantages. For instance, one or more implementations discussed herein do not allow shoot through current even with large line variance so the circuits may operate at high frequency (e.g., greater than 500 kHz). Further, the implementations discussed herein do not require an extra tertiary winding for higher output voltages such as 15 VDC or for a wide input voltage range. Moreover, the gate voltages on the forward and catch synchronous MOSFETs are automatically converted from unipolar to bipolar depending on the input voltage value.
Further, as discussed above, the anode-to-anode connected zener diodes are not hard clamped, so there is minimal power dissipation on the zener diodes while improving the efficiency. In some implementations, the upper RC time constant and the lower RC time constant may be intentionally offset to guarantee turn-off of the synchronous switches. Additionally, the energy stored in the gate drive circuitry is minimal, which provides faster transient response and no shutdown shoot through current.
The foregoing detailed description has set forth various implementations of the devices and/or processes via the use of block diagrams, schematics, and examples. Insofar as such block diagrams, schematics, and examples contain one or more functions and/or operations, it will be understood by those skilled in the art that each function and/or operation within such block diagrams, flowcharts, or examples can be implemented, individually and/or collectively, by a wide range of hardware, software, firmware, or virtually any combination thereof. In one implementation, some or all of the present subject matter may be implemented via Application Specific Integrated Circuits (ASICs). However, those skilled in the art will recognize that the implementations disclosed herein, in whole or in part, can be equivalently implemented in standard integrated circuits, as one or more computer programs running on one or more computers (e.g., as one or more programs running on one or more computer systems), as one or more programs running on one or more controllers (e.g., microcontrollers) as one or more programs running on one or more processors (e.g., microprocessors), as firmware, or as virtually any combination thereof, and that designing the circuitry and/or writing the code for the software and or firmware would be well within the skill of one of ordinary skill in the art in light of this disclosure.
Those of skill in the art will recognize that many of the methods or algorithms set out herein may employ additional acts, may omit some acts, and/or may execute acts in a different order than specified.
In addition, those skilled in the art will appreciate that the mechanisms taught herein are capable of being distributed as a program product in a variety of forms, and that an illustrative implementation applies equally regardless of the particular type of signal bearing media used to actually carry out the distribution. Examples of signal bearing media include, but are not limited to, the following: recordable type media such as floppy disks, hard disk drives, CD ROMs, digital tape, and computer memory.
The various implementations described above can be combined to provide further implementations. To the extent that they are not inconsistent with the specific teachings and definitions herein, all of the U.S. patents, U.S. patent application publications, U.S. patent applications, foreign patents, foreign patent applications and non-patent publications referred to in this specification, including U.S. Provisional Patent Application No. 62/193,755, filed Jul. 17, 2015 are incorporated herein by reference, in their entirety. Aspects of the implementations can be modified, if necessary, to employ systems, circuits and concepts of the various patents, applications and publications to provide yet further implementations.
These and other changes can be made to the implementations in light of the above-detailed description. In general, in the following claims, the terms used should not be construed to limit the claims to the specific implementations disclosed in the specification and the claims, but should be construed to include all possible implementations along with the full scope of equivalents to which such claims are entitled. Accordingly, the claims are not limited by the disclosure.
| Number | Name | Date | Kind |
|---|---|---|---|
| 3144627 | Dunnabeck et al. | Aug 1964 | A |
| 3201728 | McWhirter | Aug 1965 | A |
| 4128868 | Gamble | Dec 1978 | A |
| 4255784 | Rosa | Mar 1981 | A |
| 4337569 | Pierce | Jul 1982 | A |
| 4482945 | Wolf et al. | Nov 1984 | A |
| 4533986 | Jones | Aug 1985 | A |
| 4618812 | Kawakami | Oct 1986 | A |
| 4635002 | Riebeek | Jan 1987 | A |
| 4683527 | Rosa | Jul 1987 | A |
| 4719552 | Albach et al. | Jan 1988 | A |
| 4743835 | Bossé et al. | May 1988 | A |
| 4920309 | Szepesi | Apr 1990 | A |
| 4956626 | Hoppe et al. | Sep 1990 | A |
| 4992919 | Lee et al. | Feb 1991 | A |
| 5068774 | Rosa | Nov 1991 | A |
| 5148357 | Paice | Sep 1992 | A |
| 5343383 | Shinada | Aug 1994 | A |
| 5396165 | Hwang et al. | Mar 1995 | A |
| 5418502 | Ma et al. | May 1995 | A |
| 5430640 | Lee | Jul 1995 | A |
| 5436550 | Arakawa | Jul 1995 | A |
| 5469124 | O'Donnell et al. | Nov 1995 | A |
| 5481225 | Lumsden et al. | Jan 1996 | A |
| 5521807 | Chen et al. | May 1996 | A |
| 5631822 | Silberkleit et al. | May 1997 | A |
| 5638262 | Brown | Jun 1997 | A |
| 5691629 | Belnap | Nov 1997 | A |
| 5694303 | Silberkleit et al. | Dec 1997 | A |
| 5708571 | Shinada | Jan 1998 | A |
| 5734563 | Shinada | Mar 1998 | A |
| 5774347 | Nakanishi | Jun 1998 | A |
| 5831418 | Kitagawa | Nov 1998 | A |
| 5903504 | Chevallier et al. | May 1999 | A |
| 6002183 | Iversen et al. | Dec 1999 | A |
| 6002318 | Werner et al. | Dec 1999 | A |
| 6038148 | Farrington et al. | Mar 2000 | A |
| 6043705 | Jiang | Mar 2000 | A |
| 6091616 | Jacobs | Jul 2000 | A |
| 6137373 | Mori | Oct 2000 | A |
| 6141232 | Weinmeier et al. | Oct 2000 | A |
| 6157180 | Kuo | Dec 2000 | A |
| 6157282 | Hopkinson | Dec 2000 | A |
| 6169674 | Owen | Jan 2001 | B1 |
| 6198647 | Zhou et al. | Mar 2001 | B1 |
| 6236194 | Manabe et al. | May 2001 | B1 |
| 6252781 | Rinne et al. | Jun 2001 | B1 |
| 6304463 | Krugly | Oct 2001 | B1 |
| 6335872 | Zhou et al. | Jan 2002 | B1 |
| 6343026 | Perry | Jan 2002 | B1 |
| 6456511 | Wong | Sep 2002 | B1 |
| 6469478 | Curtin | Oct 2002 | B1 |
| 6472852 | Lethellier | Oct 2002 | B1 |
| 6492890 | Woznlczka | Dec 2002 | B1 |
| 6545534 | Mehr | Apr 2003 | B1 |
| 6563719 | Hua | May 2003 | B1 |
| 6643151 | Nebrigic et al. | Nov 2003 | B1 |
| 6697955 | Malik et al. | Feb 2004 | B1 |
| 6707650 | Diallo et al. | Mar 2004 | B2 |
| 6760235 | Lin et al. | Jul 2004 | B2 |
| 6798177 | Liu et al. | Sep 2004 | B1 |
| 6839246 | Zhang | Jan 2005 | B1 |
| 6850048 | Orr et al. | Feb 2005 | B2 |
| 6998901 | Lee | Feb 2006 | B2 |
| 7012413 | Ye | Mar 2006 | B1 |
| 7061212 | Phadke | Jun 2006 | B2 |
| 7095215 | Liu et al. | Aug 2006 | B2 |
| 7129808 | Roebke et al. | Oct 2006 | B2 |
| 7164584 | Walz | Jan 2007 | B2 |
| 7183727 | Ferguson et al. | Feb 2007 | B2 |
| 7199563 | Ikezawa | Apr 2007 | B2 |
| 7202644 | Nitta et al. | Apr 2007 | B2 |
| 7206210 | Harnett et al. | Apr 2007 | B2 |
| 7227754 | Greiesinger et al. | Jun 2007 | B2 |
| 7242168 | Müller et al. | Jul 2007 | B2 |
| 7286376 | Yang | Oct 2007 | B2 |
| 7304828 | Shvartsman | Dec 2007 | B1 |
| 7339804 | Uchida | Mar 2008 | B2 |
| 7369024 | Yargole et al. | May 2008 | B2 |
| 7515005 | Dan | Apr 2009 | B2 |
| 7564706 | Herbert | Jul 2009 | B1 |
| 7577539 | Hubanks et al. | Aug 2009 | B2 |
| 7579901 | Yamashita | Aug 2009 | B2 |
| 7602273 | Yoshikawa | Oct 2009 | B2 |
| 7616459 | Huynh et al. | Nov 2009 | B2 |
| 7730981 | McCabe et al. | Jun 2010 | B2 |
| 7742318 | Fu et al. | Jun 2010 | B2 |
| 7786712 | Williams | Aug 2010 | B2 |
| 7847519 | Ho | Dec 2010 | B2 |
| 7884317 | Casper | Feb 2011 | B2 |
| 7893804 | Kaveh Ahangar et al. | Feb 2011 | B2 |
| 8009004 | Ahangar et al. | Aug 2011 | B2 |
| 8040699 | Huynh et al. | Oct 2011 | B2 |
| 8067992 | Chen et al. | Nov 2011 | B2 |
| 8072195 | Aan De Stegge et al. | Dec 2011 | B2 |
| 8102162 | Moussaoui et al. | Jan 2012 | B2 |
| 8279631 | Yang | Oct 2012 | B2 |
| 8358118 | Chen et al. | Jan 2013 | B2 |
| 8378647 | Yonezawa et al. | Feb 2013 | B2 |
| 8508195 | Uno | Aug 2013 | B2 |
| 8520415 | Krishnamoorthy et al. | Aug 2013 | B1 |
| 8552589 | Ghosh et al. | Oct 2013 | B2 |
| 8570006 | Moussaoui et al. | Oct 2013 | B2 |
| 8649128 | Wang et al. | Feb 2014 | B2 |
| 8710820 | Parker | Apr 2014 | B2 |
| 8736240 | Liu et al. | May 2014 | B2 |
| 8764247 | Pattekar et al. | Jul 2014 | B2 |
| 8810214 | Van Dijk et al. | Aug 2014 | B2 |
| 8824167 | Hughes et al. | Sep 2014 | B2 |
| 8829868 | Waltman et al. | Sep 2014 | B2 |
| 8866551 | Lam et al. | Oct 2014 | B2 |
| 8873263 | Feng et al. | Oct 2014 | B2 |
| 8885308 | Waltman et al. | Nov 2014 | B2 |
| 8890630 | Hughes | Nov 2014 | B2 |
| 9030178 | Chang et al. | May 2015 | B2 |
| 9041378 | Lam et al. | May 2015 | B1 |
| 9106142 | Huang et al. | Aug 2015 | B2 |
| 20020015320 | Mochikawa et al. | Feb 2002 | A1 |
| 20020071300 | Jang et al. | Jun 2002 | A1 |
| 20040125523 | Edwards et al. | Jul 2004 | A1 |
| 20040178776 | Hansen et al. | Sep 2004 | A1 |
| 20060039172 | Soldano | Feb 2006 | A1 |
| 20060132105 | Prasad et al. | Jun 2006 | A1 |
| 20060212138 | Zhang | Sep 2006 | A1 |
| 20060220629 | Saito et al. | Oct 2006 | A1 |
| 20060227582 | Wei et al. | Oct 2006 | A1 |
| 20070152644 | Vinn | Jul 2007 | A1 |
| 20080031014 | Young | Feb 2008 | A1 |
| 20080197724 | Cullen et al. | Aug 2008 | A1 |
| 20090067206 | Oguchi et al. | Mar 2009 | A1 |
| 20090128110 | DeLurio et al. | May 2009 | A1 |
| 20090154204 | Taylor | Jun 2009 | A1 |
| 20090167432 | van den Heuvel | Jul 2009 | A1 |
| 20090174381 | Ojanen et al. | Jul 2009 | A1 |
| 20090237057 | Dishman et al. | Sep 2009 | A1 |
| 20090256547 | Akyildiz et al. | Oct 2009 | A1 |
| 20090273431 | Hurst | Nov 2009 | A1 |
| 20090302775 | Alexandrov | Dec 2009 | A1 |
| 20090321045 | Hernon et al. | Dec 2009 | A1 |
| 20090321046 | Hernon et al. | Dec 2009 | A1 |
| 20100014330 | Chang et al. | Jan 2010 | A1 |
| 20100117715 | Ariyama | May 2010 | A1 |
| 20100176755 | Hoadley et al. | Jul 2010 | A1 |
| 20100253309 | Xi et al. | Oct 2010 | A1 |
| 20110103105 | Wei et al. | May 2011 | A1 |
| 20110169471 | Nagasawa | Jul 2011 | A1 |
| 20120268227 | Howes et al. | Oct 2012 | A1 |
| 20130021108 | Hughes | Jan 2013 | A1 |
| 20130049918 | Fu et al. | Feb 2013 | A1 |
| 20130121043 | Pietkiewicz | May 2013 | A1 |
| 20130245854 | Rinne et al. | Sep 2013 | A1 |
| 20130299148 | Hernon et al. | Nov 2013 | A1 |
| 20140015629 | Zeng et al. | Jan 2014 | A1 |
| 20140016356 | Furmanczyk et al. | Jan 2014 | A1 |
| 20140118946 | Tong et al. | May 2014 | A1 |
| 20140192561 | Plesnik | Jul 2014 | A1 |
| 20140327417 | Zhu et al. | Nov 2014 | A1 |
| 20150137412 | Schalansky | May 2015 | A1 |
| Number | Date | Country |
|---|---|---|
| 101326705 | Dec 2008 | CN |
| 201219235 | Apr 2009 | CN |
| 103582997 | Feb 2014 | CN |
| 104704742 | Jun 2015 | CN |
| 2001-320250 | Nov 2001 | JP |
| 2002-076799 | Mar 2002 | JP |
| 2007-263944 | Oct 2007 | JP |
| 5030216 | Sep 2012 | JP |
| 2008-019196 | Mar 2008 | KR |
| 2008-101784 | Nov 2008 | KR |
| 2011123680 | Oct 2011 | WO |
| 2012100810 | Aug 2012 | WO |
| 2012116263 | Aug 2012 | WO |
| 2014039982 | Mar 2014 | WO |
| 2014103298 | Jul 2014 | WO |
| Entry |
|---|
| “EMI Suppression Filters (EMIFIL®) for AC Power Lines,” Murata Manufacturing Co., Ltd., Cat.No. C09E-14, downloaded on Feb. 21, 2014, 27 pages. |
| “Application Guide: Theory of Operation,” MicroPower Direct, URL=http://micropowerdirect.com/PDF%20Files/Application%20Notes/Power%20Supply%20Theory%20of%20Operation.pdf, download date Apr. 18, 2012, 6 pages. |
| “Buck converter,” URL=http://en.wikipedia.org/wiki/Buck—converter, download date Jun. 23, 2011, 14 pages. |
| “Maximum Flexible Power (MFP) Single Output Point of Load: Technical Preview—3-6 VDC in, 7 Amp, Non-Isolated DC/DC Converter,” Crane Aerospace & Electronics Power Solutions, 2010, 17 pages. |
| “Step-gap “E” core swing chokes: Improved regulation and higher efficiency are possible when operating at minimum current levels,” Technical Bulletin: Bulletin FC-S4, Magnetics Division, Spang & Company, Butler, Pennsylvania, 2001, 4 pages. |
| “Synchronous Rectification Aids Low-Voltage Power Supplies,” Maxim Integrated Products, URL=http://www.maxim-ic.com/app-notes/index.mvp/id/652, download date Jun. 22, 2011, 6 pages. |
| Barrett, “Microwave Printed Circuits—The Early Years,” IEEE Transactions on Microwave Theory and Techniques MTT-32(9):983-990, Sep. 1984. |
| Bharj, “Evanescent Mode Waveguide to Microstrip Transition,” Microwave Journal—International Edition 26, vol. 2, p. 147, Feb. 1983. |
| Chinese Office Action, issued May 22, 2015, for Chinese Application No. 201280016631.1, 15 pages. (with Partial English Translation). |
| Chiou et al., “Balun design for uniplanar broad band double balanced mixer,” Electronics Letters 31(24):2113-2114, Nov. 23, 1995. |
| Coates, “Power supplies—3.0 Switched Mode Power Supplies,” www.learnabout-electronics.org, 2007-2013, 20 pages. |
| Cohn, “Shielded Coupled-Strip Transmission Line,” IRE Transactions on Microwave Theory and Techniques MTT-3(5):29-38, Oct. 1955. |
| Craven et al., “The Design of Evanescent Mode Waveguide Bandpass Filters for a Prescribed Insertion Loss Characteristic,” IEEE Transactions on Microwave Theory and Techniques MTT-19(3):295-308, Mar. 1971. |
| Cristal et al., “Theory and Tables of Optimum Symmetrical TEM-Mode Coupled-Transmission-Line Directional Couplers,” IEEE Transactions on Microwave Theory and Techniques MTT-13(5):544-558, Sep. 1965. |
| Cuon et al., “Dynamic Maneuvering Configuration of Multiple Control Modes in a Unified Servo System,” Amendment filed Mar. 6, 2015, for U.S. Appl. No. 14/333,705, 11 pages. |
| De Lillo, “Multilayer Dielectric Evanescent Mode Waveguide Filter,” U.S. Appl. No. 09/677,674, filed Oct. 2, 2000, 48 pages. |
| De Lillo, “Multilayer Dielectric Evanescent Mode Waveguide Filter Utilizing Via Holes,” U.S. Appl. No. 09/604,502, filed Jun. 27, 2000, 57 pages. |
| eCircuit Center, “Op Amp Offset Adjustment,” 2002, retrieved from http://www.ecircuitcenter.com/Circuits/op—voff/op—voff2.htm on Mar. 26, 2012, 3 pages. |
| European Search Report, dated May 21, 2003, for EP application No. 00939819.9, 2 pages. |
| Gokdemir et al., “Design and Performance of GaAs MMIC CPW Baluns Using Overlaid and Spiral Couplers,” 1997 IEEE MTT-S Digest, pp. 401-404, 1997. |
| Gunston, Microwave Transmission-Line Impedance Data, Van Nostrand Reinhold Company, London, 1972, pp. 23-24, 26, 61. (6 total pages). |
| Gunston, Microwave Transmission-Line Impedance Data, Van Nostrand Reinhold Company, London, 1972, pp. 63-81. |
| Hallford, “A Designer's Guide to Planar Mixer Baluns,” Microwaves, 52-57, Dec. 1979, 4 pages. |
| Henderson, “Mixers: Part 2—Theory and Technology,” RF Microwave Designer's Handbook, pp. 476-483, 1998. |
| Ho et al., “New analysis technique builds better baluns,” Microwaves & RF, pp. 99-102, Aug. 1985. |
| Howe, Jr., “Microwave Integrated Circuits—An Historical Perspective,” IEEE Transactions on Microwave Theory and Techniques MTT-32(9):991-996, Sep. 1984. |
| Hughes et al., “Self Synchronizing Power Converter Apparatus and Method Suitable for Auxiliary Bias for Dynamic Load Applications,” Notice of Allowance mailed May 14, 2014, for U.S. Appl. No. 13/185,217, 10 pages. |
| Hughes, “Oscillator Apparatus and Method With Wide Adjustable Frequency Range,” Office Action mailed Jun. 5, 2013, for U.S. Appl. No. 13/185,152, 17 pages. |
| Hughes, “Oscillator Apparatus and Method With Wide Adjustable Frequency Range,” Amendment filed Oct. 7, 2013, for U.S. Appl. No. 13/185,152, 15 pages. |
| Hughes, “Oscillator Apparatus and Method With Wide Adjustable Frequency Range,” Office Action mailed Jan. 28, 2014, for U.S. Appl. No. 13/185,152, 15 pages. |
| Hughes, “Oscillator Apparatus and Method With Wide Adjustable Frequency Range,” Amendment filed Apr. 24, 2014, for U.S. Appl. No. 13/185,152, 8 pages. |
| Hughes, “Oscillator Apparatus and Method With Wide Adjustable Frequency Range,” Notice of Allowance mailed Jul. 14, 2014, for U.S. Appl. No. 13/185,152, 12 pages. |
| Hume et al., “Power Converter Apparatus and Method With Compensation for Light Load Conditions,” Office Action mailed Nov. 6, 2013, for U.S. Appl. No. 13/185,142, 11 pages. |
| International Search Report, dated Aug. 12, 2002, for PCT/US01/50033, 1 page. |
| International Search Report, mailed Aug. 31, 2015 for International Patent Application No. PCT/US2015/033321, 9 pages. |
| International Search Report, mailed Dec. 20, 2013, for PCT/US2013/058784, 3 pages. |
| International Search Report, mailed Oct. 14, 2011, for PCT/US2011/030778, 3 pages. |
| Jansen et al., “Improved compaction of multilayer MMIC/MCM baluns using lumped element compensation,” 1997 IEEE MTT-S Digest, pp. 277-280, 1997. |
| Konishi, “Novel Dielectric Waveguide Components—Microwave Applications of New Ceramic Materials,” Proceedings of the IEEE 79(6):726-740, Jun. 1991. |
| Kristjansson et al., “Solutions to Today's Low Voltage Power Design Challenges Using High-Efficiency, Non-Isolated Point of Load Converters: A Discussion of the Interpoint™ MFP Series™ Point of Load Converter,” Crane Aerospace & Electronics, Power Solutions—Interpoint Products, Redmond, WA, Oct. 2011, Revised Jan. 2012, 25 pages. |
| Kumar et al., “An Improved Planar Balun Design for Wireless Microwave and RF Applications,” 1997 IEEE, pp. 257-260, Apr. 1997. |
| Lam et al., “Dynamic Maneuvering Configuration for Multiple Control Modes in a Unified Servo System,” Office Action mailed Dec. 23, 2014, for U.S. Appl. No. 14/333,705, 6 pages. |
| Lam et al., “Dynamic Maneuvering Configuration for Multiple Control Modes in a Unified Servo System,” U.S. Appl. No. 14/333,705, filed Jul. 17, 2014, 36 pages. |
| Lam et al., “Impedance Compensation for Operational Amplifiers Used in Variable Environments,” Office Action mailed Feb. 7, 2014, for U.S. Appl. No. 13/609,107, 11 pages. |
| Lam et al., “Impedance Compensation for Operational Amplifiers Used in Variable Environments,” Amendment filed May 6, 2014, for U.S. Appl. No. 13/609,107, 12 pages. |
| Lauriello, “Process for Manufacturing Fusion Bonded Assembly With Attached Leads,” U.S. Appl. No. 11/901,749, filed Sep. 19, 2007, 14 pages. |
| Ledain et al., “Innovative Multilayer Technologies for Active Phased Array Antennas,” Dassault Electronique, Saint-Cloud, France, 1997, 7 pages. |
| Levy, “General Synthesis of Asymmetric Multi-Element Coupled-Transmission-Line Directional Couplers,” IEEE Transactions on Microwave Theory and Techniques MTT-11(4):226-237, Jul. 1963. |
| Levy, “Tables for Asymmetric Multi-Element Coupled-Transmission-Line Directional Couplers,” IEEE Transactions on Microwave Theory and Techniques MTT-12(3):275-279, May 1964. |
| Light et al., “High Frequency, Fluoropolymer-Based Packaging Technology,” IBM Microelectronics, Endicott, NY, Oct. 1994, 16 pages. |
| Maas, “The Diode-Ring Mixer,” RF Design Magazine, pp. 54-62, Nov. 1993, 5 pages. |
| Manfredi et al., “Additive Manufacturing of Al Alloys and Aluminum Matrix Composites (AMCs),” in Monteiro (ed.), Light Metal Alloys Applications, InTech, Jun. 11, 2014, 32 pages. |
| Marchand, “Transmission-Line Conversion,” Electronics 17(12):142-145, Dec. 1944. |
| Merriam-Webster, “Directly,” retrieved from http://www.merriam-webster.com/dictionary/directly, on Nov. 6, 2012, 1 page. |
| Mitsuya, “Basics of Noise Countermeasures—Lesson 14: Using Common Mode Choke Coils for Power Supply Lines,” Murata Manufacturing Co., Ltd., Oct. 28, 2014, retrieved on Feb. 4, 2015, from http://www.murata.com/en-eu/products/emiconfun/emc/2014/10/28/en-20141028-p1, 3 pages. |
| Ng, “Implementing Constant Current Constant Voltage AC Adapter by NCP1200 and NCP4300A,” ON Semiconductor, Application Note, Publication Order No. AND8042/D, Feb. 2001, 12 pages. |
| Nguyen et al., “Nulling Input Offset Voltage of Operational Amplifiers,” Mixed Signal Products, Texas Instruments—Application Report SLOA045, Aug. 2000, pp. 1-15. |
| Oltman, “The Compensated Balun,” IEEE Transactions on Microwave Theory and Techniques MTT-14(3):112-119, Mar. 1966. |
| Palamutcuoglu et al., “Broadband Microwave Mixer Mounted on Suspended Line Baluns,” 1994 IEEE, pp. 500-503, 1994. |
| Parker et al., “Integrated Tri-State Electromagnetic Interference Filter and Line Conditioning Module,” U.S. Appl. No. 14/632,818, filed Feb. 26, 2015, 31 pages. |
| Parker et al., “Integrated Tri-State Electromagnetic Interference Filter and Line Conditioning Module,” Office Action mailed Apr. 24, 2015, for U.S. Appl. No. 14/632,818, 11 pages. |
| Parker et al., “Transformer-Based Power Converters With 3D Printed Microchannel Heat Sink,” U.S. Appl. No. 14/627,556, filed Feb. 20, 2015, 44 pages. |
| Parker et al., “Transformer-Based Power Converters With 3D Printed Microchannel Heat Sink,” Office Action mailed Apr. 16, 2015, for U.S. Appl. No. 14/627,556, 9 pages. |
| Parker et al., “Transformer-Based Power Converters With 3D Printed Microchannel Heat Sink,” Office Action, dated Aug. 3, 2015, for U.S. Appl. No. 14/627,556, 11 pages. |
| Parker, “Switched Capacitor Hold-Up Scheme for Constant Boost Output Voltage,” Office Action mailed Mar. 28, 2012, for U.S. Appl. No. 12/751,067, 16 pages. |
| Parker, “Switched Capacitor Hold-Up Scheme for Constant Boost Output Voltage,” Amendment filed Jul. 30, 2012, for U.S. Appl. No. 12/751,067, 18 pages. |
| Parker, “Switched Capacitor Hold-Up Scheme for Constant Boost Output Voltage,” Office Action mailed Nov. 16, 2012, for U.S. Appl. No. 12/751,067, 20 pages. |
| Parker, “Switched Capacitor Hold-Up Scheme for Constant Boost Output Voltage,” Office Action mailed Jul. 30, 2013, for U.S. Appl. No. 12/751,067, 18 pages. |
| Parker, “Switched Capacitor Hold-Up Scheme for Constant Boost Output Voltage,” Amendment filed Oct. 30, 2013 , for U.S. Appl. No. 12/751,067, 19 pages. |
| Parker, “Switched Capacitor Hold-Up Scheme for Constant Boost Output Voltage,” Notice of Allowance mailed Feb. 3, 2014, for U.S. Appl. No. 12/751,067, 11 pages. |
| Pascu, “Error Amplifier with Forced Equilibrium Adaptor,” Kepco, Inc., retrieved from http://www.kepcopower.com/equibm2.htm#fig2, dated May 22, 2014, 8 pages. |
| Rizzi, Microwave Engineering: Passive Circuits, Prentice Hall, Englewood Cliffs, New Jersey, pp. 200-219, 1988, 21 pages. |
| Shrisavar, “Introduction to Power Management,” Texas Instruments, Biracha Digital Power Ltd., 2014, 37 pages. |
| Snyder, “New Application of Evanescent Mode Waveguide to Filter Design,” IEEE Transactions on Microwave Theory and Techniques MTT-25(12):1013-1021, Dec. 1977. |
| Sturdivant, “Balun Designs for Wireless, . . . Mixers, Amplifiers and Antennas,” Applied Microwave, pp. 34-44, Summer 1993, 6 pages. |
| Toyoda et al., “Three-Dimensional MMIC and Its Application: An Ultra-Wideband Miniature Balun,” IEICE Trans. Electron. E78-C(8):919-924, Aug. 1995. |
| Tresselt, “Design and Computed Theoretical Performance of Three Classes of Equal-Ripple Nonuniform Line Couplers,” IEEE Transactions on Microwave Theory and Techniques MTT-17(4):218-230, Apr. 1969. |
| Tutt et al., “A Low Loss, 5.5 GHz-20 GHz Monolithic Balun,” 1997 IEEE MTT-S Digest, pp. 933-936, 1997. |
| Waltman et al., “Input Control Apparatus and Method With Inrush Current, Under and Over Voltage Handling,” Office Action mailed Jun. 17, 2014, for U.S. Appl. No. 13/185,210, 8 pages. |
| Waltman et al., “Power Converter Apparatus and Method With Compensation for Current Limit/Current Share Operation,” Office Action mailed Dec. 17, 2013, for U.S. Appl. No. 13/185,172, 15 pages. |
| Waltman et al., “Power Converter Apparatus and Method With Compensation for Current Limit/Current Share Operation,” Amendment filed Mar. 17, 2014, for U.S. Appl. No. 13/185,172, 16 pages. |
| Waltman et al., “Power Converter Apparatus and Method With Compensation for Current Limit/Current Share Operation,” Notice of Allowance mailed May 8, 2014, for U.S. Appl. No. 13/185,172, 10 pages. |
| Waltman et al., “Power Converter Apparatus and Methods,” U.S. Appl. No. 61/508,937, filed Jul. 18, 2011, 139 pages. |
| Willems et al., “Evanescent-Mode Waveguide Filters Built in a Day,” Microwaves & RF 26(7):117-124, Jul. 1987, 5 pages. |
| Written Opinion, mailed Dec. 20, 2013, for PCT/US2013/058784, 4 pages. |
| Written Opinion, mailed Oct. 14, 2011, for PCT/US2011/030778, 5 pages. |
| Xing et al., “Power System Architecture with Back-Up Power for Servers,” ERC Program of the National Science Foundation, 5 pages. |
| Beta Dyne, “Synchronous Rectification,” Application Note DC-006, DC/DC Converters, 2002, 3 pages. |
| Bottrill, “The Effects of Turning off a Converter with Self-Driven Synchronous Rectifiers,” Power Guru, May 1, 2007, retrieved from http://www.powerguru.org/the-effects-of-turning-off-a-converter-with-self-driven-synchronous-rectifiers/ Jul. 10, 2015, 6 pages. |
| Jovanović et al., “Design Considerations for Forward Converter with Synchronous Rectifiers,” Power Conversion Proceedings, pp. 340-350, Oct. 1993. |
| King et al., “Active Clamp Control Boosts Forward Converter Efficiency,” Power Electronics Technology, pp. 52-55, Jun. 2003. |
| Mappus, “Synchronous Rectification for Forward Converters,” Fairchild Semiconductor Power Seminar 2010-2011, 19 pages. |
| Michael T. Zhang, Synchronous Rectification, Paralleling, Interleaving, Thermal, Chapter Two, “Synchronous Rectification,” pp. 9-72, PDF created Feb. 20, 1997. |
| Peter, “Synchronous rectifier in DC/DC converters,” Oct. 5, 2009, retrieved from http://www.posterus.sk/?p=2535, on Jul. 10, 2015, 11 pages. |
| Plesnik, “A New Method for Driving Synchronous Rectifiers,” IEICE/IEEE INTELEC'03, Oct. 19-23, Yokohama, Japan, pp. 274-281, 2003. |
| Furmanczyk et al., “AC/DC Power Conversion System and Method of Manufacture of Same,” Office Action, for U.S. Appl. No. 14/001,312, mailed Dec. 8, 2015, 13 pages. |
| Number | Date | Country | |
|---|---|---|---|
| 62193755 | Jul 2015 | US |
