Automation device

Information

  • Patent Grant
  • 8238379
  • Patent Number
    8,238,379
  • Date Filed
    Monday, September 11, 2006
    18 years ago
  • Date Issued
    Tuesday, August 7, 2012
    12 years ago
Abstract
The invention relates to an automation device, with which a multiplicity of physically distributed functional units communicate with each other by means of a common transmission protocol. The device has a microcontroller (110), which is assigned at least one clock generator (120) and one memory unit (150), and which is connected at least to one data source (140), which is designed to output a data bit-stream to be transmitted. A sequential sequence of equidistant samples of a trapezoidal time profile is stored in the memory unit (150), such that it can be called up, in such a manner that the samples can be output either using the clock of the first clock generator or using the clock of the second clock generator, depending on the data bit-stream.
Description
CROSS REFERENCE TO RELATED APPLICATION

This application claims priority from German Application DE 10 2005 043 419.3 filed on Sep. 13, 2005 the contents of which are relied upon and incorporated herein by reference in their entirety, and the benefit of priority under 35 U.S.C. 119 is hereby claimed.


BACKGROUND OF THE INVENTION

The invention relates to an automation device, with which a multiplicity of physically distributed functional units communicate with each other by means of a common transmission protocol. These functional units manifest themselves as field devices or operator units according to their automation function.


For some time now it has been common practice in instrumentation and control engineering to use a two-wire line to supply a field device and to transfer measurements from this field device to a display device and/or to an automation control system, or transfer control values from an automation control system to the field device. Each measurement or control value is converted into a proportional DC current, which is superimposed on the DC supply current, where the DC current representing the measurement or control value can be a multiple of the DC supply current. Thus the supply current consumption of the field device is usually set to approximately 4 mA, and the dynamic range of the measurement or control value is mapped onto currents between 0 and 16 mA, so that the known 4 to 20 mA current loop can be used.


More recent field devices also feature universal properties that are largely adaptable to the given process. For this purpose, an AC transmission path capable of bi-directional operation is provided in parallel with the unidirectional DC transmission path, via which parameterization data are transferred in the direction to the field device and measurements and status data are transferred from the direction of the field device. The parameterization data and the measurements and status data are modulated on an AC voltage, preferably frequency modulated.


In process control engineering, it is common in the field area as it is called, to arrange and link field devices, i.e. measurement, control and display modules, locally according to the specified safety requirements. These field devices have analog and digital interfaces for data transfer between them, where data transfer takes place via the supply lines of the power supply arranged in the control area. Operator units are also provided in the control area, as it is called, for controlling and diagnosing these field devices remotely, where lower safety requirements normally apply.


Data transfer between the operator units in the control area and the field devices is implemented using FSK modulation (Frequency Shift Keying) superimposed on the known 20 mA current loops, where two frequencies, assigned to the binary states “0” and “1”, are transferred in frames as analog signals.


The general conditions for the FSK signal and the type of modulation are specified in the “HART Physical Layer Specification Revision 7.1-Final” dated 20 Jun. 1990 (Rosemount Document no. D8900097; Revision B).


ASICs specifically developed to implement the FSK interface according to the HART protocol, such as the HT2012 from the SMAR company, are commercially available and in common use. The disadvantage with these special circuits is the permanently fixed range of functions and the associated lack of flexibility to adapt to changing requirements.


Known modern automation devices are usually equipped with a processing unit known as a microcontroller, which is used to perform the correct data processing for the automation task of the functional unit concerned.


The aim is to reproduce the functions of the FSK interface according to the HART protocol in the controller of the processing unit of the automation devices, without impairing in the process the automation task of the functional unit concerned.


SUMMARY OF THE INVENTION

Hence the object of the invention is specifically to define an automation device having means for converting a data bit-stream into an FSK signal using a microcontroller known per se.


The invention is based on an automation device having a processing unit, which is assigned at least one memory unit for storing instructions and data. Connected to this processing unit is a digital-to-analog converter whose output is connected to a filter.


A table is stored in the memory unit. This table comprises a prescribable number of samples of a trapezoidal time profile.


FSK signal generation using a trapezoidal time profile of the samples advantageously manages with a lower resolution than that based on a sinusoidal time profile of the samples. The demands imposed on the digital-to-analog converter are thus reduced; rather, a simpler design suffices. In addition, fewer input/output lines of the processing unit are thus needed to output the samples, with the result that more input/output lines are available for other tasks, in particular automation tasks.





BRIEF DESCRIPTION OF THE DRAWING

The invention is explained in more detail below with reference to an exemplary embodiment. In the drawing required for this,



FIG. 1 shows a block diagram of an automation device;



FIG. 2 shows a schematic diagram for converting a data bit-stream into an FSK signal; and



FIG. 3 shows a trapezoidal time profile.






FIG. 1 shows schematically an automation device 100 to the extent necessary to understand the present invention.


DETAILED DESCRIPTION OF ILLUSTRATIVE EMBODIMENTS

The automation device 100 is connected via a communications line 200 to an automation device 100′ of substantially the same type. The communications line 200 is used bi-directionally. The information sent by the automation device 100 is received by the automation device 100′, and vice versa. Hence reference is only made below to the automation device 100 shown in detail.


A core component of the automation device 100 is a controller 110, which is connected at least to one memory unit 150 and one timing element, referred to below as a clock generator 120 for the sake of simplicity. Usually, however, parts of the clock generator 120 are already implemented in the controller 110.


The controller 110 has connections for connecting a data sink 130 and a data source 140.


A configurable and/or parameterizable sensor for converting a physical variable into an electrical variable can be provided as the data source 140, in which case the configuration and/or parameterization is the data sink 130.


In an alternative embodiment, it can be provided that the data sink 130 is an actuator for converting an electrical variable into a physical variable whose properties can be diagnosed. The diagnostic device provided for this purpose is then the data source 140.


In a further embodiment, it can be provided that the automation device 100 is part of a higher-level device designed for bi-directional communication with additional automation devices 100′. In this embodiment, the higher-level device is both the data source 140 and the data sink 130.


In a further embodiment, the automation device 100 can be designed as a “protocol converter”. In this embodiment, the data source 140 and the data sink 130 are formed by a second communications system.


To implement the invention, however, it is sufficient for the data source 140 to be present without the data sink 130.


In addition, connected to the controller 110 is a digital-to-analog converter 160 whose output is connected to a filter 170. The output of the filter 170 is connected to the communications line 200. In addition, the communications line 200 is taken to the input terminals of the controller 110, via which terminals it is provided that the line signal on the communications line 200 is received.


The method of operation of the invention will be explained in more detail below. To this end, FIG. 2, using the same references for the same means, schematically shows a schematic diagram for converting a data bit-stream into an FSK signal.


A table 151 having a prescribable number of samples of a trapezoidal time profile is stored in the memory 150. Specifically, provision is made to provide precisely 4 samples for the trapezoidal time profile. A trapezoidal time profile formed from 4 samples is shown in FIG. 3.


Depending on the data bit-stream of the transmission data 141 which are kept ready in the data source 140, the same samples are successively read from the table 151 and are output in a faster or slower manner in accordance with the data bit-stream. To this end, a first clock frequency is derived from a clock 121 using a first divider 112 and a second clock frequency which is different to the first clock frequency is derived using a second divider 113. The clock 121 is preferably provided by the clock generator 120 of the controller 110. The functions of the first and second dividers 112 and 113 are represented by the controller 110.


With 4 support points selected, it is possible, with sufficient reproducibility, to keep the phase error within the permissible limits irrespective of the changeover time.


Depending on the data bit-stream, the output clock for outputting the samples—symbolized by the switch 114—is changed over between the first clock frequency and the second clock frequency in order to output a logic one or in order to output a logic zero. The switch 114 is formed by a program function of the controller 110.


A digital-to-analog converter 160 is used to convert the samples into an analog, largely sinusoidal signal whose curve shape is optimized in the downstream filter 170. The filter 170 is in the form of a second-order low-pass filter. The FSK signal 201 can be tapped off at the output of the filter 170.


The phase error advantageously remains small on account of the change in frequency from one sample to the immediately following sample.


In a special refinement of the invention, the digital-to-analog converter 160 is of the switched type of pulse-width-modulated digital-to-analog converters. To this end, the output clock for outputting the samples is led to the digital-to-analog converter 160.


The power requirement of such a converter is advantageously particularly low, thus complying with the use in remote-supply field devices.

Claims
  • 1. An automation device comprising: a microcontroller,a memory unit having a sequential sequence of samples of a trapezoidal time profile consisting of four samples stored therein,at least one clock generator, andat least one data source which is adapted to output a data bit-stream,wherein the memory unit, the at least one clock generator, and the at least one data source are connected to the microcontroller,wherein the microcontroller causes all the samples to be successively read from the memory unit and output either at a first clock frequency or a second clock frequency, depending on the data bit-stream, andwherein a digital-to-analog converter converts the output into an analog signal that may be further modulated or filtered.
  • 2. The automation device of claim 1, wherein the at least one clock generator comprises a single clock generator, and wherein the first and second clock frequencies are derived from a clock of the clock generator.
  • 3. The automation device of claim 2, wherein the first and second clock frequencies are derived from the clock using first and second dividers, respectfully.
  • 4. The automation device of claim 1, wherein the automation device further comprises a data source and a data sink.
  • 5. The automation device of claim 4, wherein the data source comprises a configurable sensor for converting a physical variable into an electrical variable, and wherein the data sink comprises a configuration of the sensor.
  • 6. The automation device of claim 4, wherein the data sink comprises an actuator for converting an electrical variable into a physical variable whose properties can be diagnosed, and wherein the data source comprises a diagnostic device for diagnosing the physical variable.
Priority Claims (1)
Number Date Country Kind
10 2005 043 419 Sep 2005 DE national
US Referenced Citations (85)
Number Name Date Kind
3497625 Oxley et al. Feb 1970 A
3899637 Willard et al. Aug 1975 A
4075558 Harzer Feb 1978 A
4099030 Hirata Jul 1978 A
4104637 Nielson Aug 1978 A
4259648 Farrow Mar 1981 A
4287565 Haubner et al. Sep 1981 A
4438523 Brandl Mar 1984 A
4521879 Gueldenpfennig et al. Jun 1985 A
4533874 Fischer Aug 1985 A
4541110 Hopf et al. Sep 1985 A
4549044 Durham Oct 1985 A
4586121 Gilliam Apr 1986 A
4663709 Fujiwara et al. May 1987 A
4672361 Kokubo et al. Jun 1987 A
4724534 Guzman-Edery et al. Feb 1988 A
4749962 Doornenbal Jun 1988 A
4773083 Baumbach et al. Sep 1988 A
5048058 Kaleh Sep 1991 A
5103463 Schoeneberg Apr 1992 A
5121723 Stepper et al. Jun 1992 A
5124976 Lemaistre et al. Jun 1992 A
5225787 Therssen Jul 1993 A
5230012 Schenk Jul 1993 A
5233642 Renton Aug 1993 A
5235622 Yoshida Aug 1993 A
5239974 Ebinger et al. Aug 1993 A
5260975 Saito Nov 1993 A
5341249 Abbott et al. Aug 1994 A
5341379 Crisp Aug 1994 A
5555531 Booth et al. Sep 1996 A
5584619 Guzzella Dec 1996 A
5602879 Wada Feb 1997 A
5652755 Carey Jul 1997 A
5661759 Tulai Aug 1997 A
5710721 Rieckhoff et al. Jan 1998 A
5764891 Warrior Jun 1998 A
5789991 Ishii Aug 1998 A
5920715 Heckel et al. Jul 1999 A
5963332 Feldman et al. Oct 1999 A
6107763 Rossi Aug 2000 A
6230021 Ohdachi May 2001 B1
6278357 Croushore et al. Aug 2001 B1
6286020 Eastty et al. Sep 2001 B1
6307490 Litfin Oct 2001 B1
6308057 Hayashi Oct 2001 B1
6438176 Haran et al. Aug 2002 B1
6629059 Borgeson et al. Sep 2003 B2
6650712 Leonidov et al. Nov 2003 B1
6675236 Moon et al. Jan 2004 B2
6759954 Myron et al. Jul 2004 B1
6813318 Westfield et al. Nov 2004 B1
6888879 Lennen May 2005 B1
6889282 Schollenberger May 2005 B2
6904476 Hedtke Jun 2005 B2
6959356 Packwood et al. Oct 2005 B2
7012561 Toennesen et al. Mar 2006 B2
7027952 Dela Cruz et al. Apr 2006 B2
7050525 Adachi et al. May 2006 B2
7358781 Kresse et al. Apr 2008 B2
7359812 Kresse et al. Apr 2008 B2
7372914 Calvin May 2008 B2
7386052 Kresse et al. Jun 2008 B2
7426452 Zielinski et al. Sep 2008 B2
7447552 Kresse et al. Nov 2008 B2
7864675 Kresse et al. Jan 2011 B2
20010030997 Yang et al. Oct 2001 A1
20020101943 Proctor Aug 2002 A1
20030065855 Wester Apr 2003 A1
20040146126 Wheatley et al. Jul 2004 A1
20040151269 Balakrishnan et al. Aug 2004 A1
20040239525 Kobayashi Dec 2004 A1
20050072227 Carter Apr 2005 A1
20050089120 Quinlan et al. Apr 2005 A1
20050129147 Cannon et al. Jun 2005 A1
20050195093 Karschnia et al. Sep 2005 A1
20050264446 Underbrink et al. Dec 2005 A1
20060064526 Smith et al. Mar 2006 A1
20070115851 Kresse et al. May 2007 A1
20070115852 Kresse et al. May 2007 A1
20070116133 Kresse et al. May 2007 A1
20070118686 Kresse et al. May 2007 A1
20070136538 Kresse et al. Jun 2007 A1
20070150625 Kresse et al. Jun 2007 A1
20070150626 Kresse et al. Jun 2007 A1
Related Publications (1)
Number Date Country
20070115852 A1 May 2007 US