The invention relates to semiconductor structures and, more particularly, to an integrated circuit with a backside binary grated lens coupled to a front side waveguide and a method of manufacture.
Transmitting light from a light source, such as a laser, across a semiconductor structure, such as an integrated circuit, can be difficult to achieve. For example, sophisticated alignment packaging schemes needed to align the integrated circuit to an optical fiber. This alignment needs to be accurate to the submicron level, which can be very costly. Also, the diameter of fiber, and a beam of light output by the fiber, can be substantially larger, e.g., by a factor of 200, than the diameter of a waveguide. Because of this large difference in diameter, substantial optical loss often occurs when coupling the fiber to the waveguide.
In an aspect of the invention, a wafer structure comprises a diffractive lens disposed on a backside of a wafer and coupled to a front side waveguide, the diffractive lens being configured to receive light and focus the light to the front side waveguide.
In an aspect of the invention, a structure comprises a lens structure on a first side of a wafer. The lens structure comprises an oxide material with a plurality of trenches of a predefined pattern filled with a material with a different index of refraction as the oxide material. The structure comprises a coupler provided on a second side of the wafer and aligned with light provided from the lens; and a waveguide coupled to the coupler.
In an aspect of the invention, a method comprises providing a diffractive lens on a backside of a wafer; and connecting a waveguide to a front side of the wafer, wherein the diffractive lens configured to receive light and focus the light to the waveguide connected to the front side of the wafer.
The present invention is described in the detailed description which follows, in reference to the noted plurality of drawings by way of non-limiting examples of exemplary embodiments of the present invention.
The invention relates to semiconductor structures and, more particularly, to an integrated circuit with a backside binary grated lens and a method of manufacture. More specifically, the present invention relates to an integrated circuit with a lens on a backside of a substrate or wafer to focus a relatively large diameter light beam to a relatively small diameter waveguide provided on a topside of the substrate.
In accordance with aspects of the present invention, a lens is built on a backside of a substrate, e.g., a wafer of an integrated circuit, to focus a beam of light from a fiber to a waveguide that has a substantially smaller diameter than the beam of light, e.g., 30 to 200 times smaller diameter. In embodiments, the lens may be a grated binary diffractive lens that takes advantage of the thickness of the wafer to focus the light from the fiber to the waveguide without substantial changes in the direction of the light. Practically, binary optical grating design can be performed using computer aided simulations as is known to those of skill in the art. As a result of the design of the present invention, the waveguide may receive the light, and since the light has been focused to the waveguide with high efficiency, optical loss is minimized. Also, light from a single fiber and having multiple different wavelengths, e.g., in wavelength division multiplexing (WDM) systems, can also be focused to the waveguide with minimized optical loss.
In accordance with aspects of the present invention, a backside binary grated lens is provided and coupled to a topside silicon waveguide through a vertical to horizontal coupler structure. In embodiments, the vertical to horizontal coupling may be a polysilicon spacer to a horizontal single crystal silicon waveguide. In embodiments, the height of the coupler may match the height of the waveguide. In embodiments, the polysilicon spacer can be about 0.1 micrometers to about 3 micrometers thick, and preferably about 1 micrometer thick. In embodiments, the binary grated lens may be a sequence of etched trenches in the backside of the wafer and filled with nitride, oxide, and/or other materials.
The integrated circuit in accordance with aspects of the present invention can be fabricated using conventional fabrication processes. For example, the integrated circuit of the present invention can be manufactured in a number of ways using a number of different tools. In general, though, the methodologies and tools are used to form structures with dimensions in the micrometer and nanometer scale. The methodologies, i.e., technologies, employed to manufacture the organic probe substrate of the present invention have been adopted from integrated circuit (IC) and printed circuit board technology. For example, the structures of the present invention are realized in films of material patterned by photolithographic processes. In particular, the fabrication of the integrated circuit of the present invention uses three basic building blocks: (i) deposition of thin films of material on a substrate, (ii) applying a patterned mask on top of the films by photolithographic imaging, and (iii) etching the films selectively to the mask.
In embodiments, the lens 110 may be a binary diffractive grated lens. In operation, the lens 110 receives light 120 from an optical fiber 115, e.g., from a bottom side of the wafer 105, and focuses the light 120 to the waveguide 125, e.g., via the coupler 130. For example, when the light 120 contacts the lens 110, the direction of the light 120 changes towards the coupler 130. In this way, the lens 110 reduces a width of the light 120 to converge to a smaller width. For example, the lens 110 may focus the light 120 to approximately the width of the coupler 130. In embodiments, the lens 110 will focus the light 120 by a factor of approximately 200. For example, the lens 110 may focus the light 120 from approximately 100 micrometers off center to approximately 0.5 micrometers. As shown in
The lens 110 can be formed onto the wafer 105, e.g., by depositing an insulator layer 205 on the wafer 215. In embodiments, the insulator layer 205 is preferably an oxide material due to the index of refraction of oxide being substantially lower than the index of refraction of silicon. In this way, it becomes easy to alter the direction of incoming light, e.g., to a focal point, such as an opening of a waveguide or a waveguide coupler, such as a coupler 130 of
In embodiments, the insulator layer 205 may be deposited using atomic layer deposition (ALD), chemical vapor deposition, plasma-enhanced chemical vapor deposition (PECVD), and/or other conventional deposition processes. Following deposition of the insulator layer 205, the surface of the insulator layer 205 can be planarized using etch back techniques, e.g., chemical mechanical polish (CMP) techniques, and/or other conventional planarization techniques. A photoresist is then applied to the insulator layer 205. The photoresist is then exposed to energy (e.g., light) to form a pattern (openings). Trenches 210 are then etched into the insulator layer 205 through the openings of the photoresist. The photoresist is then removed using conventional strippants, e.g., oxygen ashing.
As shown in
The method(s) as described above is used in the fabrication of integrated circuit chips. The resulting integrated circuit chips can be distributed by the fabricator in raw wafer form (that is, as a single wafer that has multiple unpackaged chips), as a bare die, or in a packaged form. In the latter case the chip is mounted in a single chip package (such as a plastic carrier, with leads that are affixed to a motherboard or other higher level carrier) or in a multichip package (such as a ceramic carrier that has either or both surface interconnections or buried interconnections). In any case the chip is then integrated with other chips, discrete circuit elements, and/or other signal processing devices as part of either (a) an intermediate product, such as a motherboard, or (b) an end product. The end product can be any product that includes integrated circuit chips, ranging from toys and other low-end applications to advanced computer products having a display, a keyboard or other input device, and a central processor.
The descriptions of the various embodiments of the present invention have been presented for purposes of illustration, but are not intended to be exhaustive or limited to the embodiments disclosed. Many modifications and variations will be apparent to those of ordinary skill in the art without departing from the scope and spirit of the described embodiments. The terminology used herein was chosen to best explain the principles of the embodiments, the practical application or technical improvement over technologies found in the marketplace, or to enable others of ordinary skill in the art to understand the embodiments disclosed herein.
Number | Name | Date | Kind |
---|---|---|---|
5515198 | Kusuda et al. | May 1996 | A |
5966399 | Jiang et al. | Oct 1999 | A |
7149385 | Parikka et al. | Dec 2006 | B2 |
7162124 | Gunn et al. | Jan 2007 | B1 |
7303339 | Zhou et al. | Dec 2007 | B2 |
8064745 | Fortusini et al. | Nov 2011 | B2 |
8231284 | Doany et al. | Jul 2012 | B2 |
8304850 | Lazarov et al. | Nov 2012 | B2 |
8687294 | Kintz et al. | Apr 2014 | B2 |
8755644 | Budd et al. | Jun 2014 | B2 |
9690051 | Amoah et al. | Jun 2017 | B2 |
9746608 | Rabiei | Aug 2017 | B1 |
9910223 | Amoah et al. | Mar 2018 | B2 |
20080106527 | Cornish et al. | May 2008 | A1 |
20080304054 | Goosens et al. | Dec 2008 | A1 |
20110102777 | Zinoviev | May 2011 | A1 |
20110142395 | Fortusini et al. | Jun 2011 | A1 |
20110147869 | Lazarov et al. | Jun 2011 | A1 |
20110278441 | Vermeulen et al. | Nov 2011 | A1 |
20130182998 | Andry et al. | Jul 2013 | A1 |
20130224896 | Ellis-Monaghan et al. | Aug 2013 | A1 |
20130230280 | Kadar-Kallen | Sep 2013 | A1 |
20150285996 | Selvaraja | Oct 2015 | A1 |
20170003452 | Amoah et al. | Jan 2017 | A1 |
20170160483 | Amoah et al. | Jun 2017 | A1 |
20180067264 | Amoah et al. | Mar 2018 | A1 |
Number | Date | Country |
---|---|---|
2181567 | Jul 1985 | GR |
2012084693 | Apr 2012 | JP |
2013201156 | Oct 2013 | JP |
8700297 | Jan 1987 | WO |
Entry |
---|
Jose Marques-Hueso et al., Genetic Algorithm Designed Silicon Integrated Photonic Lens Operating at 1550 nm, Applied Physics Letters, Aug. 2010, vol. 97, Issue 7, 4 pages. |
Gaylord et al., “Analysis and applications of optical diffraction by gratings”, Proceedings of the IEEE, May 1985, vol. 73, Issue 5 pp. 894-937. |
Pawlowski, “Thin film deposition: an alternative technique for the fabrication of binary optics with high efficiency,” Holographic Systems, Components and Applications, Sep. 1993, Fourth International Conference, 6 pages. |
List of IBM Patents or Patent Applications Treated as Related, dated Jan. 10, 2020, 1 page. |
Number | Date | Country | |
---|---|---|---|
20200150348 A1 | May 2020 | US |
Number | Date | Country | |
---|---|---|---|
Parent | 15798581 | Oct 2017 | US |
Child | 16739418 | US | |
Parent | 15439070 | Feb 2017 | US |
Child | 15798581 | US | |
Parent | 14788179 | Jun 2015 | US |
Child | 15439070 | US |