The present invention pertains to temperature sensing, in general, and to an improved bandgap circuit, in particular.
To measure temperature, a common method utilizes a sensor to convert the quantity to be measured to a voltage. Common solid state sensors utilize semiconductor diode Vbe, the difference in Vbe at two current densities or delta Vbe, or a MOS threshold to provide a temperature dependent output voltage. The temperature is determined from the voltage measurement. Once the sensor output is converted to a voltage it is compared it to a voltage reference. It is common to utilize a voltage reference having a low temperature coefficient such as a bandgap circuit as the voltage reference. The bandgap voltage reference is about 1.2 volts. An n-bit analog to digital converter divides the bandgap reference down by 2n and determines how many of these small pieces are needed to sum up to the converted voltage. The precision of the A/D output is no better than the precision of the bandgap reference.
Typical plots of the output bandgap voltage with respect to temperature are bowed and are therefore of reduced accuracy.
Prior bandgap voltage curvature correction solutions result in very complicated circuits whose performance is questionable.
In accordance with the principles of the invention, a temperature corrected bandgap circuit is provided which provides a significantly flatter response of the bandgap voltage with respect to temperature.
In accordance with the principles of the invention, a temperature corrected voltage bandgap circuit is provided. The circuit includes first and second diode connected transistors with the area of one transistor being selected to be a predetermined multiple of the area of the other transistor. A first switchable current source is coupled to the one transistor to inject a first current into the emitter of that transistor when its base-emitter voltage is at a first predetermined level. The first current is selected to correct for curvature in the output voltage of the bandgap circuit at one of hotter or colder temperatures.
Further in accordance with the principles of the invention a second current source is coupled to the other transistor to remove a second current from the other transistor emitter. The second current is selected to correct for curvature in the output voltage at the other of said hotter or colder temperatures. The current removal of the second current source is initiated when the base-emitter voltage of the other transistor reaches a predetermined level.
The bandgap circuit, the first current source and the second current source are formed on a single substrate.
The invention will be better understood from a reading of the following detailed description in conjunction with the drawing figures in which like reference designators identify like elements, and in which:
For a bipolar transistor the first order equation for collector current related to Vbe is:
Ic=AIs(e(Vbe·q)/kT−1)
where:
T is temperature in Kelvin;
A is an area scale;
Is is dark current for a unit area device (process dependent);
q is charge on the electron; and
K is Boltzman's constant.
In the forward direction, even at very low bias, the (e(Vbe·q)/kT) term over-powers the −1 term. Therefore in the forward direction:
Ic=Is(e(Vbe·q)/kT),
and
Vbe=(kT/q)·ln(Ic/AIs)
Two junctions operating at different current densities will have a different Vbe related by the natural logs of their current densities.
From this it can be shown that the slope of Vbe vs. temperature must depend on current density. Vbe has a negative temperature coefficient. However, the difference in Vbe, called the ΔVbe, has a positive temperature coefficient.
ΔVbe=Vbe|1−Vbe|A=(kT/q)·[ln(I1/Is)−ln(I2/AIs)]
For I1=I2 and an area scale of A
ΔVbe=(kT/q)ln A
In the illustrative embodiment of the invention, a bandgap circuit is formed as part of a CMOS device of the type utilizing CMOS N-well process technology.
The most usable bipolar transistors available in the CMOS N-well process is the substrate PNP as shown in
There are several general topologies based on the standard CMOS process and its substrate PNP that can be used to create a bandgap circuit.
Bandgap voltage and slope with respect to temperature or temperature coefficient, TC, are sensitive to certain process and design variables.
With the foregoing in mind, considering all the variables, and making specific assumptions, a closed form for the bandgap voltage is:
Vbandgap=(kT/q)·{ln [((kT/q)·ln A/R1)/Is]}+(1+R2/R1)(kT/q)·ln A
This is of the form Vref=Vbe+mΔVbe
When m is correctly set, the temperature coefficient of Vref will be near zero. The resulting value of Vref will be near the bandgap voltage of silicon at 0° K, thus the name “bandgap circuit.”
However, Vbe for a bipolar transistor operating at constant current has a slight bow over temperature. The net result is that a plot of bandgap voltage Vref against temperature has a bow as shown by curve 401 in
In accordance with one aspect of the invention, a simple differential amplifier formed by transistors M1, M2 as shown in
Transistor M1 and transistor M2 compare the nearly zero temperature coefficient, TC, voltage V1 (derived from the bandgap) to the Vbe voltage of the unit size bipolar transistor Q2 in the bandgap. By adjusting the value of V1 the threshold temperature where the differential pair M1, M2 begins to switch and steer current provided by transistor M3 into the bandgap is moved. Voltage V1 is selected to begin adding current at the temperature where the bandgap begins to dip, e.g., 40° C. The width/length W/L ratio of transistors M1, M2 will define the amount of differential voltage necessary to switch all of the current from transistor M2 to transistor M1. The current I sets the maximum amount of current that can or will be added to the bandgap.
In accordance with the principles of the invention, by utilizing 3 transistors and 2 resistors the correction threshold, rate (vs. temperature) and amount of curvature (current) correction on the high temperature side can be corrected. The effect of this current injection is shown by curve 601 in
The comparator/current injection structure can be mirrored for curvature correction of the cold temperature side of the bandgap by providing current removal from the larger or A sized transistor Q1 of the bandgap circuit. The effect of such curvature correction on the cold side is shown by curve 701 in
A fully compensated bandgap circuit in accordance with the principles of the invention that provides both hot and cold temperature compensation is shown in
The circuit of
The compensated circuit of
Bandgap circuit 1001 comprising a transistor Q2 and a transistor Q1. The area of transistor Q1 is selected to be a predetermined multiple A of the area of transistor Q2. First and second serially connected resistors R1, R2 are connected between an output node Vbandgap and the emitter of transistor Q1. A third resistor is connected in series between output node Vref and the emitter of transistor Q2. A differential input amplifier AMP has a first input coupled to a first circuit node disposed between resistors R1, R2; and a second input coupled to a second node disposed between resistor R3 and the emitter of transistor Q2. Amplifier AMP has its output coupled to the output node Vbandgap.
A first switchable current source 1003 is coupled to said transistor Q2 to inject a first current into the emitter of transistor Q2. The current Iinj1 is selected to correct for one of hotter or colder temperatures, more specifically, in the illustrative embodiment, the current Iinj1 is injected at higher temperatures when the base emitter voltage across transistor Q2 is a first predetermined voltage Vset. The voltage Vset is determined by a resistance network formed by resistors R4, R5, R6.
A second switchable current source 1005 is coupled to transistor Q1 to remove a second current Iinj2 into the emitter of transistor Q1. The second current Iinj2 is selected to correct for the other of the hotter or colder temperatures, and more specifically for colder temperatures.
Bandgap circuit 1001, and switchable current injection circuits 1003, 1005 are formed on a single common substrate 1007.
The resistors R4, R5, and R6 are trimmable resistors and are utilized to select the voltages at which the current sources inject current from switchable current injection circuits 1003, 1005 into bandgap circuit 1001.
The invention has been described in terms of illustrative embodiments. It is not intended that the scope of the invention be limited in any way to the specific embodiments shown and described. It is intended that the invention be limited in scope only by the claims appended hereto, giving such claims the broadest interpretation and scope that they are entitled to under the law. It will be apparent to those skilled in the art that various changes and modifications can be made without departing from the spirit or scope of the invention. It is intended that all such changes and modifications are encompassed in the invention as claimed.
This application is a continuation of U.S. application Ser. No. 12/749,337, filed on Mar. 29, 2010, which is a continuation of U.S. application Ser. No. 11/446,036, filed on Jun. 2, 2006, now U.S. Pat. No. 7,688,054, which applications are incorporated by reference herein in their entirety.
Number | Name | Date | Kind |
---|---|---|---|
3678486 | Bickel et al. | Jul 1972 | A |
3731536 | Baumann et al. | May 1973 | A |
3903395 | Hamstra | Sep 1975 | A |
3903398 | Matthews | Sep 1975 | A |
4004462 | Dobkin | Jan 1977 | A |
4087758 | Hareyama | May 1978 | A |
4317054 | Caruso et al. | Feb 1982 | A |
4331888 | Yamauchi | May 1982 | A |
4603291 | Nelson | Jul 1986 | A |
4672304 | Degrauwe et al. | Jun 1987 | A |
5228114 | Suzuki | Jul 1993 | A |
5481220 | Mildren | Jan 1996 | A |
5867012 | Tuthill | Feb 1999 | A |
5982221 | Tuthill | Nov 1999 | A |
6019508 | Lien | Feb 2000 | A |
6037833 | Ang | Mar 2000 | A |
6252209 | Liepold | Jun 2001 | B1 |
6329804 | Mercer | Dec 2001 | B1 |
6362612 | Harris | Mar 2002 | B1 |
6411158 | Essig | Jun 2002 | B1 |
6466081 | Eker | Oct 2002 | B1 |
6509783 | Chowdhury | Jan 2003 | B2 |
6642699 | Gregoire, Jr. | Nov 2003 | B1 |
6674185 | Mizuta | Jan 2004 | B2 |
6783274 | Umeyama et al. | Aug 2004 | B2 |
6833742 | Shimizu et al. | Dec 2004 | B2 |
7010440 | Lillis et al. | Mar 2006 | B1 |
7012416 | Marinca | Mar 2006 | B2 |
7030584 | Alberkrack | Apr 2006 | B1 |
7064510 | Brannen et al. | Jun 2006 | B2 |
7148642 | Brannen et al. | Dec 2006 | B2 |
7237951 | Cave | Jul 2007 | B2 |
7276867 | Alberkrack et al. | Oct 2007 | B2 |
7468873 | Alberkrack et al. | Dec 2008 | B2 |
7482797 | Cave | Jan 2009 | B2 |
7527427 | Cave | May 2009 | B2 |
7538505 | Alberkrack et al. | May 2009 | B2 |
7576396 | Alberkrack et al. | Aug 2009 | B2 |
7592677 | Cave et al. | Sep 2009 | B2 |
7857510 | Liepold et al. | Dec 2010 | B2 |
7922389 | Cave | Apr 2011 | B2 |
7960961 | Cave | Jun 2011 | B2 |
8004337 | Brannen | Aug 2011 | B2 |
20070279029 | Cave | Dec 2007 | A1 |
20080180154 | Brannen | Jul 2008 | A1 |
20090230904 | Alberkrack | Sep 2009 | A1 |
20100181986 | Cave | Jul 2010 | A1 |
20110234197 | Cave | Sep 2011 | A1 |
Number | Date | Country |
---|---|---|
WO 2009123818 | Oct 2009 | WO |
Entry |
---|
International Preliminary Report re PCT/US2009/036074 dated Apr. 21, 2010. |
Notice of Allowance dated Aug. 30, 2010 in U.S. Appl. No. 10/704,368, filed Nov. 8, 2003. |
Notice of Allowance dated Dec. 8, 2010 in U.S. Appl. No. 12/420,782, filed Apr. 8, 2009. |
Office Action (Final) re U.S. Appl. No. 11/700,731 dated Dec. 2, 1999. |
Office Action (Final) re U.S. Appl. No. 11/700,731 dated Dec. 10, 2008. |
Office Action (Final) re U.S. Appl. No. 11/700,731 dated Jan. 31, 2011. |
Office Action (Non-Final) re U.S. Appl. No. 11/700,731 dated Oct. 1, 2010. |
Office Action re U.S. Appl. No. 11/700,731 dated Apr. 12, 2011. |
Office Action dated Apr. 14, 2011 in U.S. Appl. No. 10/897,217, filed Jul. 22, 2004. |
Office Action dated Dec. 17, 2010 in U.S. Appl. No. 10/897,217, filed Jul. 22, 2004. |
Office Action dated Jul. 23, 2010 in U.S. Appl. No. 10/897,217, filed Jul. 22, 2004. |
Office Action dated Nov. 12, 2009 in U.S. Appl. No. 10/704,358, filed Nov. 8, 2003. |
Office Action dated Oct. 14, 2011 in U.S. Appl. No. 10/897,217, filed Jul. 22, 2004. |
Office Action dated Oct. 19, 2010 in U.S. Appl. No. 12/420,782, filed Apr. 8, 2009. |
Office Action dated Oct. 21, 2010, re U.S. Appl. No. 12/749,337. |
Office Action re U.S. Appl. No. 11/700,731 dated Apr. 22, 2010. |
Number | Date | Country | |
---|---|---|---|
20110234197 A1 | Sep 2011 | US |
Number | Date | Country | |
---|---|---|---|
Parent | 12749337 | Mar 2010 | US |
Child | 13157761 | US | |
Parent | 11446036 | Jun 2006 | US |
Child | 12749337 | US |