Chappell, T. I., et al. "A 2-ns Cycle, 3.8-ns Access 512-kb CMOS ECL SRAM with a Fully Pipelined Architecture." IEEE Journal of Solid-State Circuits, vol. 26, No. 11, Nov. 1991, pp. 1577-1585. |
Cocke, J., et al. "The IBM RISC System/6000 Processor." IBM Journal of Research and Development, vol. 34, No. 1, Jan. 1990. |
Matick, R. E., et al. "Architectural Implications in the Design of Microprocessors." IBM Systems Journal, vol. 23, No. 3, 1984, pp. 264-280. |
Matick, R. E., et al. "Architecture, design, and operating characteristics of a 12-ns CMOS functional cache chip." IBM Journal of Research and Development, vol. 33, No. 5, Sep. 1989, pp. 524-539. |
Matick, R. E., et al. "Electronic Computer Memory System Having Multiple Width, High Speed Communication Buffer." U.S. Patent Application Ser. No. 826,306 filed on Jan. 24, 1992. |
Matick, R. E., et al. "Functional Cache for Improved System Performance." IBM Journal of Research and Development, vol. 33, No. 1, Jan. 1989, pp. 15-32. |
Radin, G., "The 801 Minicomputer." IBM Journal of Research and Development, vol. 27, No. 3, 1983, pp. 237-246. |