Madachy, “Knowledge-Based Risk Assessment and Cost Estimation,” IEEE, pp. 172-178, 1994.* |
Larson et al., “Managing Design Processes: A Risk Assessment Approach,” IEEE Trans. on Systems, Man, & Cybernetico, vol. 26, No. 6, pp. 749-759, Nov. 1996.* |
Jacome et al., “NREC: Risk Assessment and Planning of Complex Designs,” IEEE Design & Test of Computers, pp. 42-49, 1997.* |
Merrill Hunt and Jim Rowson, “Blocking in a system on a chip”. IEEE Spectrum, Nov. 1996, pp. 35-41. |
Michael Keating and Pierre Bricaud, “Reuse Methodology Manual for System-On-A-Chip Designs”, Kluwer Academic Publishers, 1998, No Page Numbers. |
Virtual Socket Interface Alliance Architecture Document. Version 1.0, Mar. 1997, No Page Numbers, Author. |
Virtual Socket Interface Alliance. Analog/Mixed-Signal Development Working Group, “Analog/Mixed-Signal VSI Extension Specification”, AMS 1 1.0, 1998, No Page Numbers, Author. |
Virtual Socket Interface Alliance. On-Chip Bus Development Working Group, “On-Chip Bus Attributes Specification, Version 1.0”, 1998 No Page Numbers, Author. |
Virtual Socket Interface Alliance. Implementation/Verification Development Working Group Specification 1, Version 1.0 (1/V1 1.0), “Structural Netlist and Hard VC Physical Data Types”, 1998, No Page Numbers, Author. |
“National Technology Roadmap for Semiconductors,” 1997, No Page Numbers, Author. |
Steve Glaser, “IP fuels a transformation of culture, companies and cooperation”, Electronic Design, Jan. 12, 1998, pp. 55-62. |
“Digital Systems Testing and Testable Design” revised ed, By Miron Abramovici, Melvin A. Breuer, and Arthur Friedman, IEEE Press Marketing, Sep. 1994, No Page Numbers. |
A.J. Van de Goor, “Testing Semiconductor Memories: Theory and Practice”, Delft Univ. of Technology, The Netherlands, published by John Wiley, 1991, No Page Numbers. |